DMG48480F021 01WN DataSheet
DMG48480F021 01WN DataSheet
DMG48480F021 01WN DataSheet
DMG48480F021_01WN
Features:
t
en
Based on T5L0, running DGUS II system.
2.1-inch, 480*480 pixels resolution, 262K colors, IPS-TFT-LCD, wide viewing angle, Circular LCD
um
screen.
oc
COF structure. The entire core circuit of the smart screen is integrated on the FPC of LCM,
D
featured by light and thin structure, low cost and easy production.
al
50 pins interfaces, including IO, UART, CAN, AD, PWM from CPU core for easy secondary
ic
development.
n
ch
Te
y
og
n ol
ch
Te
IN
W
D
1 External Interface
t
en
um
oc
D
al
User interface
ic
PIN Definition I/O Functional Description
n
1 +5V I
ch
Power supply, DC3.6-5.5V.
2 +5V I
3 GND GND
Te
6 AD7 I 5 input ADCs. 12-bit resolution in case of 3.3V power supply. 0-3.3V
og
input voltage. Except for AD6, the rest data is sent to OS core via
7 AD6 I UART3 in real time with 16KHz sampling rate. AD1 and AD5 can be
8 AD5 I used in parallel, and AD3 and AD7 can be used in parallel, which equals
ol
to two 32KHz sampling AD. AD1, AD3, AD5, AD7 can be used in
9 AD3 I parallel, which equals to a 64KHz sampling AD; the data is summed
1024 times and then divided by 64 to obtain a 64Hz 16bit AD value by
n
10 AD1 I oversampling.
ch
level.
13 SD_CD IO
IN
14 SD_CK O
15 SD_D3 IO SD/SDHC interface,The SD_CK connects a 22pF capacitor to GND
near the SD card interface.
W
16 SD_D2 IO
17 SD_D1 IO
D
18 SD_D0 IO
19 PWM0 O 2 16-bit PWM output. The external 10K resistor should be pulled down
to the ground to ensure that power-on is low level.
20 PWM1 O The OS core can be controlled in real time via UART3.
23 P3.1/EX1 IO It can be used as an external interrupt 1 input at the same time, and
supports both low voltage level or trailing edge interrupt modes.
24 P3.0/EX0 IO It can be used as an external interrupt 0 input at the same time, and
supports both low voltage level or trailing edge interrupt modes.
25 P2.7 IO IO interface
26 P2.6 IO IO interface
t
en
27 P2.5 IO IO interface
28 P2.4 IO IO interface
um
29 P2.3 IO IO interface
30 P2.2 IO IO interface
oc
31 P2.1 IO IO interface
32 P2.0 IO IO interface
D
33 P1.7 IO IO interface
al
34 P1.6 IO IO interface
ic
35 P1.5 IO IO interface
36 P1.4 IO IO interface
n
ch
37 P1.3 IO IO interface
38 P1.2 IO IO interface
Te
39 P1.1 IO IO interface
40 P1.0 IO IO interface
y
og
41 UART4_TXD O
UART4
42 UART4_RXD I
ol
43 UART5_TXD O
UART5
44 UART5_RXD I
n
45 P0.0 IO IO interface
ch
46 P0.1 IO IO interface
Te
47 CAN_TX O CAN interface (External CAN chip drive is required.See 6 - (6) for circuit
reference)
48 CAN_RX I
IN
49 UART2_TXD O
UART2(UART0 serial port of OS core)
50 UART2_RXD I
W
D
FLASH 8M Bytes
t
en
UI Version DGUSII / TA
um
Power Supply HDL662S adapter board power supply
oc
Dimensions 2.1 inch
D
Resolution 480*480
al
Active Area 53.28mm (W)×53.28mm (H)
Viewing Angle
ic
Wide viewing angel, typical value of 85°/85°/85°/85°(L/R/U/D)
n
ch
>10000 hours (Time of the brightness decaying to 50% on the condition of
Backlight Service Life
continuous working with the maximum brightness)
Te
Brightness 350nit
Brightness Control
brightness, flickering may occur and is not recommended to use in this range)
og
n ol
ch
Te
IN
W
D
t
Input 1 - - 3.3 V
en
Input Voltage(RXD)
Input 0 0 - 0.5 V
um
UART2: TTL;
Interface UART4: TTL;(Only available after OS configuration)
UART5: TTL;(Only available after OS configuration)
oc
UART2: N81;
Data Format UART4: N81/E81/O81/N82;4 modes (OS configuration)
UART5: N81/E81/O81/N82;4 modes (OS configuration)
D
2.3 Electrical specifications
al
ic
Rated Power <2W
Operating Voltage
n
3.6~5.5V, typical value of 5V
ch
170mA VCC=5V, max backlight
Te
Operating Current
110mA VCC=5V, backlight off
y
3 Reliability Test
The smart screen products undergo a series of procedural reliability tests, including high and low
temperature, ESD, pulse and surge, and waterproof tests before mass production to ensure product quality.
t
Test process: the product was placed on the test bench to perform contact and air discharge in turn of the serial
en
screen iron frame and display area as shown in Fig.4.1 below. During the experimental process, it was observed
whether the screen is dead, black, white, splash, or reboot. According to the experiment results, the performance
um
is in line with the criteria GB/T 17626.2 B level and above.
oc
D
al
n ic
ch
4.1Electrostatic discharge test
Te
t
Temperature Result
en
High temperature(70℃) Normal operation
um
Low temperature(-20℃) Normal operation
oc
D
al
n ic
ch
Te
y
og
n ol
ch
Te
IN
W
D
4 Debug
It is recommended for new users of DWIN smart LCMs to purchase official accessories. For more details, please
refer to customer service center.
t
en
um
oc
D
al
n ic
ch
Te
y
og
n ol
ch
Te
IN
W
D
Operation steps: open serial assistant - custom function command - set command - send.
For example:
(1)Page switching
Tx:5AA5 07 82 0084 5A01 0008
(2)Standby backlight setting
Tx:5AA5 07 82 0082 64 32 03E8
t
en
um
oc
D
al
n ic
ch
DGUS operation
Te
y
og
n ol
ch
Te
IN
W
D
T5L0 ASIC is a low-power, cost-effective, GUI and application highly integrated single-chip dual-core
ASIC designed by DWIN Technology for small-size LCD and mass produced in 2020.
(1) Mature and stable 8051 core which is the most widely used with the maximum operating frequency of
t
en
(2) Separate GUI CPU core running DGUS II System:
High-speed display memory, 2.4GB/S bandwidth. 18-bit color display resolution support up to
um
1024*768 (TA mode), 854*480 (DGUS mode).
2D hardware acceleration and the UI with animation and icons as its main feature is extremely cool
oc
and smooth.
D
Images and icons stored in JPEG format. Adopt Low-cost 16Mbytes SPI Flash.
al
High quality ratio and sound restoration and playback.
ic
128Kbytes variable storage space for exchanging data with OS CPU Core and memory.
n
2 10-bit 800KHz DC/DC controllers simplify LED backlight, analog power design and save cost and
ch
space.
Support DGUS development and simulation on PC. Support backend remote upgrade.
Te
(3) Separate CPU (OS CPU) core runs user 8051 code or DWIN OS system and user CPU is omitted in
y
practical application:
og
Standard 8051 core and instruction set, 64Kbytes code space, 32Kbytes on-chip RAM.
64-bit integer mathematical operation unit (MDU), including 64-bit MAC and 64-bit divider.
ol
Built-in software WDT, 3 16-bit Timers, 12 interrupt signals support up to four levels of interrupt
n
ch
nesting.
(4) 1Mbytes on-chip Flash with DWIN patent encryption technology ensure code and data security.
IN
(5) Operating temperature ranges from -40℃ to +85℃(IC operating temperature customizable from -55℃
W
to 105℃).
D
(6) Low power consumption and strong anti-interference ability. It can work stably on double-sided PCB
(1)22 IOs:
To use output function of IO, you need to open the output control, output strength and peripheral multiplexing
power-on initialization configuration. Subsequent use of IO is consistent with the standard 8051 as follows.
t
#include "sys.h"
en
sbit LED1 = P1^0;
sbit KEY1 = P1^1;
//Pin initialization
void io_init()
um
{
PORTDRV = 0x01;//Driving current is 8mA
P1MDOUT |= 0x01;//Set P1.0 as output to drive LED1 light
P1MDOUT &= 0xFD;//Set P1.1 as input to read the voltage level change of the pin
oc
}
void main(void)
{
D
u16 cnt_1ms;
u16 key1_sta;//Store the voltage level state of the KEY1 pin
sys_init();//System initialization
al
io_init();//Pin initialization
cnt_1ms = 0;
key1_sta = KEY1;
ic
while(1)
{ n
cnt_1ms++;
sys_delay_ms(1);// Delay sub-function, LED1 blinks every 500ms.
ch
if(cnt_1ms==500)
{
LED1 = !LED1;
Te
cnt_1ms = 0;
}
//If the voltage level of the pin has changed, it will be updated in the interface
if(key1_sta!=KEY1)
y
{
key1_sta = KEY1;
og
sys_write_vp(0x1000,(u8*)&key1_sta,1);
}
}
ol
(2)3 UARTs:
n
ch
void main(void)
{
u16 len;
sys_init();//System initialization
IN
(3)1 CAN:
Only the special function registers of the CAN need to be configured as follows.
void CanInit()
{
P0MDOUT = 0x04; //P0.2(CAN_TX) is configured as output
P0 = 0xFF; //Output high voltage level
ADR_H = 0xFF; //Configuring DGUS variable memory addresses
ADR_M = 0x00;
t
ADR_L = 0x60;
en
ADR_INC = 1; //Configure address increments
RAMMODE = 0x8F; //Write mode
while(!APP_ACK); //Waiting for confirmation,Among answers of Hardware to 8051 occupied variable memory request,
1=OK and 0=BUSY, which need to continue to wait.
um
DATA3 = 0x1A; //Variable memory address 0xFF:0060 assignment
DATA2 = 0x17;
DATA1 = 0x0F;
DATA0 = 0;
oc
APP_EN = 1;
while(APP_EN); //Wait for the data operation to be completed, and reset after the operation is completed
DATA3 = 0; //Acceptance register 0xFF:0061 assignment reset
D
DATA2 = 0;
DATA1 = 0;
DATA0 = 0;
al
APP_EN = 1;
while(APP_EN); //Wait for the data operation to be completed, and reset after the operation is completed
DATA3 = 0xFF; //Acceptance Mask Register 0xFF:0062 all set to 1, and no acceptance of reception
ic
DATA2 = 0xFF;
DATA1 = 0xFF; n
DATA0 = 0xFF;
APP_EN = 1;
ch
while(APP_EN); //Wait for the data operation to be completed, and reset after the operation is completed
RAMMODE = 0; //Terminate access to DGUS variable memory
CAN_CR = 0xA0; //Open CAN and configure FF0060-FF0062
Te
Only the special function registers of the A/Ds need to be configured as follows.
n
ch
#include "sys.h"
#include "adc.h"
void main(void)
{
Te
u16 ad;
float vol;
sys_init();//System initialization
while(1)
IN
{
ad = adc_read_avg(ADC_CHANNEL0,10);//1.Read the ad value of channel 0
vol = ad*(3300.0f/4095);//2.Calculate the voltage in mV
W
Only need to configure the frequency and duty cycle of PWM as follows.
void Pwm_0()
{
u8 i=0;
u8 temp[6]={0xAA,0x20,0x42,0x56,0x78,0};//Set the pwm_0 duty cycle to 100%
Write_Dgus(0x87,0x2042);//Configure the frequency100khz
Write_Dgus(0x86,0x5A01);//
t
for(i=0;i<5;i++) //Checksum
en
temp[5]+=temp[i];
for(i=0;i<6;i++)//Configure the duty cycle
OneSendData3(temp[i]);
um
}
oc
(6)CAN circuit design parameters
D
al
n ic
ch
Te
y
og
n ol
ch
Te
IN
W
D
Dimension
t
Packing Capacity
en
Model Size Layer Quantity/Layer Quantity(Pcs)
um
Carton1: 220mm(L)×160mm(W)×47mm(H) 1 4 4
oc
Carton2: 250mm(L)×200mm(W)×80mm(H) 1 8 8
Carton3: 320mm(L)×270mm(W)×80mm(H) 1 16 16
D
Carton4: 450mm(L)×350mm(W)×300mm(H) 3 40 120
al
Carton5: 600mm(L)×450mm(W)×300mm(H) 3 80 240
ic
Disclaimer: The product design is subject to alternation and improvement without prior notice.
n
ch
Te
y
og
n ol
ch
Te
IN
W
D
t
en
um
oc
D
al
n ic
ch
Te
y
og
n ol
ch
Te
IN
W
D
8 Revision records
t
en
Please contact us if you have any questions about the use of this document or our products, or if you would like to
um
know the latest information about our products:
oc
Customer service email: dwinhmi@dwin.com.cn
D
Thank you all for continuous support of DWIN, and your approval is the driving force of our progress!
al
n ic
ch
Te
y
og
n ol
ch
Te
IN
W
D