A low-overhead multicast bufferless router with reconfigurable Banyan network
Abstract
References
- A low-overhead multicast bufferless router with reconfigurable Banyan network
Recommendations
Modelling and Impact Analysis of Antipode Attack in Bufferless On-Chip Networks
AbstractWith advancements in VLSI technology, Tiled Chip Multicore Processors (TCMP) with packet switching Network-on-Chip (NoC) have evolved as the backbone of modern data intensive parallel systems. Manufacturers are looking at the prospect of using ...
DAReS: Deflection Aware Rerouting between Subnetworks in Bufferless On-Chip Networks
GLSVLSI '22: Proceedings of the Great Lakes Symposium on VLSI 2022Network on Chip (NoC) is an effective intercommunication structure used in the design of efficient Tiled Chip Multi Processor (TCMP) systems as they improve system performance manifold. Bufferless NoC has emerged as a popular design choice to address ...
URMP: using reconfigurable multicast path for NoC-based deep neural network accelerators
AbstractNetwork-on-chip (NoC) exists with the advantages of high communication efficiency, scalability and reliability. In recent years, NoC-based deep neural network (DNN) accelerators have been proposed. Although existing NoC research solutions can ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
- General Chairs:
- Zhonghai Lu,
- Sriram Vangal,
- Program Chairs:
- Jiang Xu,
- Paul Bogdan
Sponsors
In-Cooperation
- IEEE-CAS: Circuits & Systems
Publisher
IEEE Press
Publication History
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 57Total Downloads
- Downloads (Last 12 months)4
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in