Article

Free access

An effective write policy for software coherence schemes

Authors:

Y.-C. Chen,

A. V. VeidenbaumAuthors Info & Claims

Supercomputing '92: Proceedings of the 1992 ACM/IEEE conference on Supercomputing

Pages 661 - 672

Published: 01 December 1992 Publication History

PDF eReader

References

[1]

D. Bailey and H. Simon. The NAS Parallel Benchmarks. Technical report, NASA Ames Research Center, 1991.

Google Scholar

[2]

B.K. Bray and M.J. Flynn. Writes Caches as an Alternative to Write Buffers. Technical Report CSL-TR-91-470, Computer Systems Laborary, Stanford University, April 1991.

Digital Library

Google Scholar

[3]

Y.-C. Chen and A. Veidenbaum. An Improved Write Buffer Design for a Write-Through Cache. Technical Report 1105, Center for Supercomputing Research and Development, University of Illinois at Urbana-Champaign, 1991.

Google Scholar

[4]

H. Cheong and A. Veidenbaum. A Cache Coherence Scheme with Fast Selective Invalidation. In International Symposium on Computer Architecture, pages 299-307, 1988.

Digital Library

Google Scholar

[5]

H. Cheong and A. Veidenbaum. A Version Control Approach to Cache Coherence. In International Conference on Supercompuling, pages 322- 330, 1989.

Digital Library

Google Scholar

[6]

D. W. Clark, P. J. Bannon, and J. B. Keller. Measuring VAX 8800 Performance with a Histogram Hardware Monitor. In International Symposium on Computer Architecture, pages 176-185, 1988.

Digital Library

Google Scholar

[7]

G. Cybenko, L. Kipp, L. Pointer, and D. Kuck. Supercomputer Performance Evaluation and the Perfect Benchmarks. In International Conference on Supercomputing, 1990.

Digital Library

Google Scholar

[8]

R. Cytron, S. Karlovsky, and K.P. McAuliffe. Automatic Management of Programmable Caches. In International Conference on Parallel Processing, volume ii, pages 229-238, 1988.

Google Scholar

[9]

M. Dubois, C. Scheurich, and F. Briggs. Memory Access Buffering in Multiprocessors. In International Symposium on Computer Architecture, pages 434-442, 1986.

Digital Library

Google Scholar

[10]

J. Fu, J. B. Keller, and K. J. Haduch. Aspects of the VAX 8800 C Box Design. Digital Technical Journal, (4), February 1987.

Google Scholar

[11]

D. Gajski, D. Kuck, D. Lawrie, and A. Sameh. Cedar - A Large Scale Multiprocessor. In International Conference on Parallel Processing, pages 524-529, 1983.

Google Scholar

[12]

John L. Hennessy and David A. Patterson. Computer Archzlecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., 1990.

Digital Library

Google Scholar

[13]

R. L. Lee, P.-C. Yew, and D. H. Lawrie. Multiprocessor Cache Considerations. In International Symposzum on Computer Architecture, pages 253-262, June 1987.

Digital Library

Google Scholar

[14]

S. I~. Min and J.-L. Baer. A Timestamp-based Cache Coherence Scheme. In International Conference on Parallel Processing, volume I, pages 23-32, August 1989.

Google Scholar

[15]

Alan J. Smith. Characterizing the Storage Process and its Effect on the Update of Main Memory by Write-Through. Journal of A CM, 26(1):6-27, January 1979.

Digital Library

Google Scholar

[16]

Alan J. Smith. Cache Memories. Computing Surveys, 14(3):473-530, September 1982.

Digital Library

Google Scholar

[17]

A. V. Veidenbaum. A Compiler-assisted Cache Coherence Solution for Multiprocessors. In International Conference on Parallel Processing, pages 1029-1035, August 1986.

Google Scholar

Cited By

View all

Gornish EVeidenbaum A(1999)An Integrated Hardware/Software Data Prefetching Scheme for Shared-Memory MultiprocessorsInternational Journal of Parallel Programming10.1023/A:101879200267227:1(35-70)Online publication date: 1-Feb-1999
https://dl.acm.org/doi/10.1023/A%3A1018792002672
Kontothanassis LScott M(1995)Software cache coherence for large scale multiprocessorsProceedings of the 1st IEEE Symposium on High-Performance Computer Architecture10.5555/527072.822622Online publication date: 22-Jan-1995
https://dl.acm.org/doi/10.5555/527072.822622

Index Terms

An effective write policy for software coherence schemes

Recommendations

Write reconstruction for write throughput improvement on MLC PCM based main memory

The emerging Phase Change Memory (PCM) is considered as one of the most promising candidates to replace DRAM as main memory due to its better scalability and non-volatility. With multi-bit storage capability, Multiple-Level-Cell (MLC) PCM outperforms ...
A read-write aware replacement policy for phase change memory
APPT'11: Proceedings of the 9th international conference on Advanced parallel processing technologies

Scaling DRAM will be increasingly difficult due to power and cost constraint. Phase Change Memory (PCM) is an emerging memory technology that can increase main memory capacity in a cost-effective and power-efficient manner. However, PCM incurs ...
Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance
MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture

The phase-change random access memory (PRAM) technology is fast maturing to production levels. Main advantages of PRAM are non-volatility, byte addressability, in-place programmability, low-power operation, and higher write endurance than that of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

Supercomputing '92: Proceedings of the 1992 ACM/IEEE conference on Supercomputing

December 1992

872 pages

ISBN:0818626305

Editor:
Robert Werner

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 December 1992

Check for updates

Qualifiers

Article

Conference

SC '92

Sponsor:

SIGARCH
IEEE-CS

SC '92: International Conference for High Performance Computing, Networking, Storage and Analysis

November 16 - 20, 1992

Minnesota, Minneapolis, USA

Acceptance Rates

Supercomputing '92 Paper Acceptance Rate 75 of 220 submissions, 34%;

Overall Acceptance Rate 1,516 of 6,373 submissions, 24%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
184
Total Downloads

Downloads (Last 12 months)28
Downloads (Last 6 weeks)7

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Gornish EVeidenbaum A(1999)An Integrated Hardware/Software Data Prefetching Scheme for Shared-Memory MultiprocessorsInternational Journal of Parallel Programming10.1023/A:101879200267227:1(35-70)Online publication date: 1-Feb-1999
https://dl.acm.org/doi/10.1023/A%3A1018792002672
Kontothanassis LScott M(1995)Software cache coherence for large scale multiprocessorsProceedings of the 1st IEEE Symposium on High-Performance Computer Architecture10.5555/527072.822622Online publication date: 22-Jan-1995
https://dl.acm.org/doi/10.5555/527072.822622

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Write reconstruction for write throughput improvement on MLC PCM based main memory

A read-write aware replacement policy for phase change memory

Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance