Nothing Special   »   [go: up one dir, main page]

WO2024175211A1 - System and method for calibrating a device-under-test interface - Google Patents

System and method for calibrating a device-under-test interface Download PDF

Info

Publication number
WO2024175211A1
WO2024175211A1 PCT/EP2023/054752 EP2023054752W WO2024175211A1 WO 2024175211 A1 WO2024175211 A1 WO 2024175211A1 EP 2023054752 W EP2023054752 W EP 2023054752W WO 2024175211 A1 WO2024175211 A1 WO 2024175211A1
Authority
WO
WIPO (PCT)
Prior art keywords
calibration signal
signal
calibration
unit
under
Prior art date
Application number
PCT/EP2023/054752
Other languages
French (fr)
Inventor
Shoji Kojima
Original Assignee
Advantest Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corporation filed Critical Advantest Corporation
Priority to PCT/EP2023/054752 priority Critical patent/WO2024175211A1/en
Publication of WO2024175211A1 publication Critical patent/WO2024175211A1/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks
    • G01R31/2889Interfaces, e.g. between probe and tester
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R35/00Testing or calibrating of apparatus covered by the other groups of this subclass
    • G01R35/005Calibrating; Standards or reference devices, e.g. voltage or resistance standards, "golden" references
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2822Testing of electronic circuits specially adapted for particular applications not provided for elsewhere of microwave or radiofrequency circuits

Definitions

  • the present invention relates to a system and a method for calibrating a device- under-test interface, in particular to a system and a method for calibrating a device-under-test interface regarding high-frequency / high-speed device tests exceeding 5 GHz. Especially in high-speed device tests, in particular in high-speed device tests exceeding 5 GHz, it is necessary to compensate transmission losses in order to deliver a sufficient quality of the signal of the device-under-test (in the following also mentioned as “DUT”).
  • different methods are known in the prior art.
  • a test head can be factory calibrated by the tester manufacturer before shipment.
  • the DUT interface is usually created by the customers themselves and calibrated by measuring S-parameters of the signal path of the DUT interface. In this case, an expensive network analyzer and prob- ing tools must be prepared by the customers. It is therefore an object of the present invention to provide a system and a method for an easier calibration of a DUT interface, in particular without the need of an network analyzer.
  • the present invention provides a system for calibrating a device- under-test interface, the system comprising: - a test head comprising a signal generator and a measuring unit, wherein the signal generator and the measuring unit are removably, directly and electrically connectable or connected to each other via a first signal line ; - a DUT-unit comprising a loadboard, wherein the loadboard comprises an input port and an output port; wherein the input port and the output port are electrically connected with each other via a second signal line; and - a calculation unit.
  • the loadboard can be a printed circuit board (PCB) or other parts used in electri- cal and electronic engineering to connect electronic components to one another in a controlled manner.
  • the measuring unit can be a digitizer.
  • the first signal line ensures that the cable ends of the test head are connected at the shortest possible distance.
  • the signal generator is configured to generate a first calibration signal and the system is configurable to transmit the first calibration signal to the measuring unit and to the input port.
  • the first calibration signal can be a white noise or an impulse or a random phase modulation signal with a wide range of frequency components.
  • the measuring unit is configured to measure a second calibration signal based on the first calibration signal received from the signal generator; and measure a third calibration signal based on the first calibration signal received from the DUT-unit via the output port. Further, the calculation unit is configured to calculate a main calibration signal based on the first, second and third calibration signal and further to calibrate the device under test interface based on the calculated main calibration signal.
  • the system mentioned above ensures a calibration without a network analyzer, which is more cost-effective and much easier to apply, especially by costumers themselves.
  • the calibration in general bases on the main calibration signal which bases on the first, second and third calibration signal. That means that the first calibration signal, generated by the signal generator, is transmitted to the meas- uring unit via the first signal line.
  • the measuring unit measures the second calibration signal based on the first calibration signal. Furthermore, the first calibration signal is transmitted to the input port of the DUT unit. Then, the third calibration signal is measured by the measuring unit, wherein the measuring unit receives the third calibration unit from the output port of the DUT unit.
  • the second calibration signal is a signal with at least one modified signal parameter of the first calibration signal, wherein the at least one modified signal parameter is caused by transmission losses, for example of the first signal line.
  • the third calibration signal is a signal with at least one modified signal parameter of the f irst calibration signal, wherein the modified signal parameters are caused by transmission losses, for example of the second signal line.
  • the at least one signal parameter is one of the frequen- cy; the amplitude and the phase.
  • the input port of DUT and the output port of DUT are directly connected with each other via the second signal line.
  • This em- bodiment is therefore mentioned as “Short DUT”.
  • the term “directly connected” means that no (active) electrical circuit is arranged between the input port and the output port.
  • the “Short DUT” only comprises a transmission path - the second signal line, which directly connects the input and output port. The advantage is that with this embodiment the transmission losses can be determined exactly.
  • the DUT-unit comprises a device-under-test and wherein the input port is connected to the device-under-test via a first electrical M/ADVA-011-PC 4 connection and the output port is connected to the device-under-test via a sec- ond electrical connection.
  • the first electrical connection and the second electri- cal connection comprise the same length.
  • This embodiment provides a symmetri- cally designed DUT interface, which ensures a more precise and better calibra- tion.
  • the length of the first signal line between the signal generator and the measuring unit of the test head is as short as possible.
  • the present invention also provides a method for calibrating a device- under-test interface, the method comprising the following steps: - generating a first calibration signal by a signal generator of a test head and transmitting the first calibration signal to a measuring unit of the test head via a first signal line; - measuring a second calibration signal based on the first calibration signal by the measuring unit; - transmitting the first calibration signal to an input port of a DUT-unit; - measuring a third calibration signal based on the first calibration signal by the measuring unit at an output port of the DUT-unit; - calculating a main calibration signal based on the first, second and third calibration signal; and; - calibrate the device-under-test interface based on the calculated main calibration signal.
  • calculating the main calibration signal further com- prises the step of: - calculating the Fourier Transformation Function of the first calibration signal, the second calibration signal and the third calibration signal by a calculation unit.
  • calculating the main calibration signal further comprises the step of: - calculating the Transfer Functions of the second calibration signal and the third calibration signal based on the first calibration signal by the calculation unit.
  • the aforementioned “S-parameter” and the term “Transfer Func- tion” means the same.
  • calculating the main calibration signal further comprises the step of: - calculating the complex division of the calculated Transfer Functions of the second calibration signal and the third calibration signal.
  • calculating the main calibration signal further comprises the step of: - calculating the Complex Square Root of the calculated complex division of the second calibration signal and the third calibration signal.
  • the Complex Square Root of the calculated complex division of the second calibration signal and the third calibration signal is calculated in each frequency bins.
  • the Transfer Functions of the second calibration signal and the third calibration signal each based on the first calibration signal is done by the follow- ing equations: wherein X is the calculated Fourier Transformation of the first calibration signal, YSC is the calculated Fourier Transformation of the second calibration signal and Ydi is the calculated Fourier Transformation of the third calibration signal.
  • X is the calculated Fourier Transformation of the first calibration signal
  • YSC is the calculated Fourier Transformation of the second calibration signal
  • Ydi is the calculated Fourier Transformation of the third calibration signal.
  • Fig. 1 shows a test head of a system for calibrating a device-under-test interface according to the invention
  • Fig. 2 shows the test head according to Fig. 1 which is connected to a DUT-unit according to the invention
  • Fig. 3 shows a “Short DUT” according to the invention
  • Fig. 4 shows a straight-line view of the electrical connection of the test head according to Fig. 1
  • Fig. 5 shows a straight-line view of the electrical connection of the ar- rangement according to Fig. 2
  • Fig. 6 shows an alternative embodiment of the DUT-unit
  • Fig. 7 shows a diagram in which a comparison between measurements using a network analyzer and the system and the method according to the invention.
  • the test head 4 comprises a signal generator 8 and a measuring unit 10, wherein the signal generator 8 and the measuring unit 10 are removably, directly and electrically connected to each other via a first signal line 12.
  • the test head 4 further comprises a channel module 14 which carries the signal generator 8 and the measuring unit 10 as well as possible electrical lines to further connect the two components 8, 10 to each other via the first signal line 12.
  • the first signal line 12 is also mentioned as “short cable” and preferably comprises a length which is as short as possible. In other words, the first signal line 12 ensure that the cable ends of the test head 4 are connected at the short- est possible distance.
  • the test head 4 shows the test head 4 according to Fig. 1.
  • the difference of the embodi- ment according to Fig. 2 is that the test head 4 is now electrically connected to a DUT-unit 16 (device-under-test unit).
  • the DUT-unit 16 is a part of the device- under-test interface 6, wherein the device-under-test interface 6 can additionally comprise other parts, which are - by the way - not of interest to describe the system and the method according to the invention.
  • the DUT-unit 16 comprises a loadboard 18, a DUT-socket 20 and a device-under- test 22.
  • the loadboard 18 comprises an input port 44 and an output port 46.
  • the input port 44 and the output port 46 are electrically connected with each other via a second signal line 28, wherein the second signal line 28 is arranged in or on the loadboard 18 and in or on the device-under-test 22. Therefore and in other words, the device-under-test 22 can be understood as a calibration-device-under- test or as a “Short DUT” 19. Furthermore, the system 2 comprises a calculation unit 11, which is configured to communicate with the test head 4 and/or other parts of the system 2 and will be explained in more detail in the fo llowing. To measure the necessary signals as will be described later, the signal generator 8 is connected to the input port 44 via an input port 24 and the measuring unit 10 is connected to the output port 46 via an output port 26 by means of electrical connectors 30, e.g.
  • Fig. 3 shows a straight-line view of the embodiment according to Fig. 1.
  • a first calibration signal S 1 is generated by the signal generator 8 and transmitted to the measuring unit 10 via the first signal line 12.
  • the measuring unit 10 receives a second calibration signal S 2 based on the first calibration signal S 1 .
  • the measuring unit 10 receives a signal, the second calibration signal S 2 , with at least one modified signal parameter of the first calibration signal S 1 , wherein the at least one modified signal parameter is caused by transmission losses, for example of the first signal line 12.
  • transmission losses can be taken into account regarding the calibration of the system 2.
  • Fig. 5 shows a straight-line view of the embodiment according to Fig. 2.
  • the input port 24 is connected to the device-under-test 22 via a first electrical connection 32 and the output port 26 is connected to the device-under-test 22 via a second electrical connection 34
  • the test head 4 is connected to the DUT-unit 16 and the first calibration signal S 1 is also transmitted through the DUT-unit 16 to the measuring unit 10.
  • the measuring unit 10 then receives a third calibration signal S 3 based on the first calibration signal S 1 .
  • the measuring unit 10 receives a signal, the third calibration signal S 3 , with at least one modified signal parameter of the first calibration signal S 1 , wherein the at least one modified signal parameter is caused by transmission losses, for example of the second signal line 28.
  • the calculation of the main calibration signal can mathematically be sumarized as follows: M/ADVA-011-PC 9 Wherein “x” is the first calibration signal S 1 , “y sc ” is the second calibration signal S 2 and “y di ” is the third calibration signal S 3 . After that, calculation “2” will be executed by the calculation unit 11 as follows: Wherein “T SC ” is the Transfer Function of the second calibration signal S 2 and “T di ” is the Transfer Function of the third calibration signal S 3 .
  • the final step includes the calculation of the Complex Square Root “Tow” accord- ing to calculation “4”: It is noted that the above-mentioned calculation methods are for exemplary purpose and for the described embodiments of the system. Additionally or alter- natively, other calculation methods can also be applied as long as they are math- ematically equivalent. As can be seen in Fig. 5, the design, especially regarding the length of the first and second electrical connection 32, 34, of the system is symmetrical. In an alternative embodiment the length of the first and second electrical connection 32, 34 is different and therefore asymmetrical.
  • the electrical con- nections are symmetric and comprise the same length as shown in the embodi- ment of Fig. 5.
  • Fig. 6 shows an alternative embodiment of the DUT-unit 16. In this embodiment, no DUT socket 20 and no device-under-test 22 is provided. Hence, this much easier designed DUT-unit 16 is called “shorted loadboard”.
  • Fig. 7 shows graphs of two different measurements in comparison.
  • One meas- urement was made conventionally by using a network analyzer.
  • the other meas- urement was made according to the inventive system and method. As can be taken from the graphs only a small difference can be seen in the two curves. However, this difference is not from a practical importance.
  • the invention is not limited to the embodiments described above. Rather, other variants of the invention can also be derived therefrom by the person skilled in the art without leaving the object of the invention. Furthermore, in particular, all individual features described in connection with the embodiment examples can also be combined with each other in other ways without leaving the object of the invention.
  • M/ADVA-011-PC 12 List of reference numerals system test head device-under-test interface signal generator measuring unit calculation unit first signal line channel module DUT-unit loadboard Short DUT DUT-socket device-under-test input port output port second signal line electrical connectors first electrical connection second electrical connection input port of DUT output port of DUT first calibration signal second calibration signal third calibration signal

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Measurement Of Resistance Or Impedance (AREA)

Abstract

A System (2) for calibrating a device-under-test interface (6), comprises: - a test head (4) comprising a signal generator (8) and a measuring unit (10), wherein the signal generator (8) and the measuring unit (10) are removably, directly and electrically connectable or connected to each other via a first signal line (12); - a DUT-unit (16) comprising a loadboard (18), wherein the loadboard (18) comprises an input port (44) and an output port (46); wherein the input port (44) and the output port (46) are electrically connected with each other via a second signal line (28); and - a calculation unit (11); wherein - the signal generator (8) is configured to generate a first calibration signal (S 1) and the system (2) is configurable to transmit the first calibration signal (S1) to the measuring unit (10) and to the input port (24); - the measuring unit (10) is configured to: - measure a second calibration signal (S2) based on the first calibration signal (S1) received from the signal generator (8); and - measure a third calibration signal (S3) based on the first calibration signal (S1) received from the DUT-unit (16) via the output port (46); - the calculation unit (11) is configured to calculate a main calibration signal based on the first, second and third calibration signal (S1, S2, S3) and further to calibrate the device under test interface (6) based on the calculated main calibration signal.

Description

February 24, 2023 Advantest Corporation M/ADVA-011-PC PA/TY/RP System and Method for calibrating a device-under-test interface Description The present invention relates to a system and a method for calibrating a device- under-test interface, in particular to a system and a method for calibrating a device-under-test interface regarding high-frequency / high-speed device tests exceeding 5 GHz. Especially in high-speed device tests, in particular in high-speed device tests exceeding 5 GHz, it is necessary to compensate transmission losses in order to deliver a sufficient quality of the signal of the device-under-test (in the following also mentioned as “DUT”). Transmission losses in general describe the accumu- lated decrease in intensity of a waveform energy as a wave propagates outwards from a source, or as it propagates through a certain area or through a certain type of structure. In order to avoid or reduce transmission losses, different methods are known in the prior art. For example, a test head can be factory calibrated by the tester manufacturer before shipment. However, the DUT interface is usually created by the customers themselves and calibrated by measuring S-parameters of the signal path of the DUT interface. In this case, an expensive network analyzer and prob- ing tools must be prepared by the customers. It is therefore an object of the present invention to provide a system and a method for an easier calibration of a DUT interface, in particular without the need of an network analyzer. The above object is solved by a system for calibrating a device-under-test inter- face according to claim 1 and a method for calibrating a device-under-test inter- M/ADVA-011-PC 2 face according to claim 13. Preferred embodiments of the invention are indicated by the subject-matter of the dependent claims. Specifically, the present invention provides a system for calibrating a device- under-test interface, the system comprising: - a test head comprising a signal generator and a measuring unit, wherein the signal generator and the measuring unit are removably, directly and electrically connectable or connected to each other via a first signal line ; - a DUT-unit comprising a loadboard, wherein the loadboard comprises an input port and an output port; wherein the input port and the output port are electrically connected with each other via a second signal line; and - a calculation unit. The loadboard can be a printed circuit board (PCB) or other parts used in electri- cal and electronic engineering to connect electronic components to one another in a controlled manner. The measuring unit can be a digitizer. The first signal line ensures that the cable ends of the test head are connected at the shortest possible distance. The signal generator is configured to generate a first calibration signal and the system is configurable to transmit the first calibration signal to the measuring unit and to the input port. The first calibration signal can be a white noise or an impulse or a random phase modulation signal with a wide range of frequency components. The measuring unit is configured to measure a second calibration signal based on the first calibration signal received from the signal generator; and measure a third calibration signal based on the first calibration signal received from the DUT-unit via the output port. Further, the calculation unit is configured to calculate a main calibration signal based on the first, second and third calibration signal and further to calibrate the device under test interface based on the calculated main calibration signal. M/ADVA-011-PC 3 The system mentioned above, ensures a calibration without a network analyzer, which is more cost-effective and much easier to apply, especially by costumers themselves. The calibration in general bases on the main calibration signal which bases on the first, second and third calibration signal. That means that the first calibration signal, generated by the signal generator, is transmitted to the meas- uring unit via the first signal line. The measuring unit then measures the second calibration signal based on the first calibration signal. Furthermore, the first calibration signal is transmitted to the input port of the DUT unit. Then, the third calibration signal is measured by the measuring unit, wherein the measuring unit receives the third calibration unit from the output port of the DUT unit. In an embodiment, the second calibration signal is a signal with at least one modified signal parameter of the first calibration signal, wherein the at least one modified signal parameter is caused by transmission losses, for example of the first signal line. This embodiment enables a more detailed measurement and calibration of the DUT interface, because the mentioned transmission losses can be taken into account for the calibration. In this context and in a further embodiment, the third calibration signal is a signal with at least one modified signal parameter of the f irst calibration signal, wherein the modified signal parameters are caused by transmission losses, for example of the second signal line. In another embodiment, the at least one signal parameter is one of the frequen- cy; the amplitude and the phase. In a further preferred embodiment, the input port of DUT and the output port of DUT are directly connected with each other via the second signal line. This em- bodiment is therefore mentioned as “Short DUT”. The term “directly connected” means that no (active) electrical circuit is arranged between the input port and the output port. In other words, the “Short DUT” only comprises a transmission path - the second signal line, which directly connects the input and output port. The advantage is that with this embodiment the transmission losses can be determined exactly. Moreover, in an embodiment, the DUT-unit comprises a device-under-test and wherein the input port is connected to the device-under-test via a first electrical M/ADVA-011-PC 4 connection and the output port is connected to the device-under-test via a sec- ond electrical connection. In a preferred embodiment, the first electrical connection and the second electri- cal connection comprise the same length. This embodiment provides a symmetri- cally designed DUT interface, which ensures a more precise and better calibra- tion. In this context, preferably the length of the first signal line between the signal generator and the measuring unit of the test head is as short as possible. In addition, depending on the design of the DUT, also the length of the first and second electrical connection is as short as possible to also keep the transmission losses at a minimum. Specifically, the present invention also provides a method for calibrating a device- under-test interface, the method comprising the following steps: - generating a first calibration signal by a signal generator of a test head and transmitting the first calibration signal to a measuring unit of the test head via a first signal line; - measuring a second calibration signal based on the first calibration signal by the measuring unit; - transmitting the first calibration signal to an input port of a DUT-unit; - measuring a third calibration signal based on the first calibration signal by the measuring unit at an output port of the DUT-unit; - calculating a main calibration signal based on the first, second and third calibration signal; and; - calibrate the device-under-test interface based on the calculated main calibration signal. In a preferred embodiment, calculating the main calibration signal further com- prises the step of: - calculating the Fourier Transformation Function of the first calibration signal, the second calibration signal and the third calibration signal by a calculation unit. M/ADVA-011-PC 5 In a further embodiment, calculating the main calibration signal further comprises the step of: - calculating the Transfer Functions of the second calibration signal and the third calibration signal based on the first calibration signal by the calculation unit. In this context, the aforementioned “S-parameter” and the term “Transfer Func- tion” means the same. Moreover, in an embodiment, calculating the main calibration signal further comprises the step of: - calculating the complex division of the calculated Transfer Functions of the second calibration signal and the third calibration signal. Furthermore, calculating the main calibration signal further comprises the step of: - calculating the Complex Square Root of the calculated complex division of the second calibration signal and the third calibration signal. In a further preferred embodiment, the Complex Square Root of the calculated complex division of the second calibration signal and the third calibration signal is calculated in each frequency bins.
M/ADVA-011-PC 6 Preferably, the Transfer Functions of the second calibration signal and the third calibration signal each based on the first calibration signal is done by the follow- ing equations:
Figure imgf000008_0001
wherein X is the calculated Fourier Transformation of the first calibration signal, YSC is the calculated Fourier Transformation of the second calibration signal and Ydi is the calculated Fourier Transformation of the third calibration signal. The advantages and preferred embodiments listed with regard to the system are to be applied mutatis mutandis to the method and vice versa. The above and further features and advantages of the invention will become more readily apparent from the following detailed description of preferred em- bodiments of the invention with reference to the accompanying drawings, in which like reference signs designate like features, and in which: Fig. 1 shows a test head of a system for calibrating a device-under-test interface according to the invention; Fig. 2 shows the test head according to Fig. 1 which is connected to a DUT-unit according to the invention; Fig. 3 shows a “Short DUT” according to the invention; Fig. 4 shows a straight-line view of the electrical connection of the test head according to Fig. 1; Fig. 5 shows a straight-line view of the electrical connection of the ar- rangement according to Fig. 2; Fig. 6 shows an alternative embodiment of the DUT-unit; and M/ADVA-011-PC 7 Fig. 7 shows a diagram in which a comparison between measurements using a network analyzer and the system and the method according to the invention. Fig. 1 shows a test head 4 of a system 2 for calibrating a device-under-test interface 6 (see Fig. 2). The test head 4 comprises a signal generator 8 and a measuring unit 10, wherein the signal generator 8 and the measuring unit 10 are removably, directly and electrically connected to each other via a first signal line 12. The test head 4 further comprises a channel module 14 which carries the signal generator 8 and the measuring unit 10 as well as possible electrical lines to further connect the two components 8, 10 to each other via the first signal line 12. The first signal line 12 is also mentioned as “short cable” and preferably comprises a length which is as short as possible. In other words, the first signal line 12 ensure that the cable ends of the test head 4 are connected at the short- est possible distance. Fig. 2 shows the test head 4 according to Fig. 1. The difference of the embodi- ment according to Fig. 2 is that the test head 4 is now electrically connected to a DUT-unit 16 (device-under-test unit). The DUT-unit 16 is a part of the device- under-test interface 6, wherein the device-under-test interface 6 can additionally comprise other parts, which are - by the way - not of interest to describe the system and the method according to the invention. The DUT-unit 16 comprises a loadboard 18, a DUT-socket 20 and a device-under- test 22. The loadboard 18 comprises an input port 44 and an output port 46. The input port 44 and the output port 46 are electrically connected with each other via a second signal line 28, wherein the second signal line 28 is arranged in or on the loadboard 18 and in or on the device-under-test 22. Therefore and in other words, the device-under-test 22 can be understood as a calibration-device-under- test or as a “Short DUT” 19. Furthermore, the system 2 comprises a calculation unit 11, which is configured to communicate with the test head 4 and/or other parts of the system 2 and will be explained in more detail in the fo llowing. To measure the necessary signals as will be described later, the signal generator 8 is connected to the input port 44 via an input port 24 and the measuring unit 10 is connected to the output port 46 via an output port 26 by means of electrical connectors 30, e.g. such as pogo pins. M/ADVA-011-PC 8 In Fig. 3, the above-mentioned “Short DUT” 19 according to the invention is shown. As can be seen from Fig. 3, there are no active electrical circuits between the input port 44 and the output port 46. Instead, only the second signal line 28 connects the two ports 44, 46. In other words, there is only one transmission path, which directly connects the input port 44 and the output port 46. Fig. 4 shows a straight-line view of the embodiment according to Fig. 1. In a first step of the calibration of the device-under-test interface 6, a first calibration signal S1 is generated by the signal generator 8 and transmitted to the measuring unit 10 via the first signal line 12. The measuring unit 10 receives a second calibration signal S2 based on the first calibration signal S1. In other words, the measuring unit 10 receives a signal, the second calibration signal S 2, with at least one modified signal parameter of the first calibration signal S 1, wherein the at least one modified signal parameter is caused by transmission losses, for example of the first signal line 12. With this result, transmission losses can be taken into account regarding the calibration of the system 2. In Fig. 5 the next step of the calibration process can be explained. Fig. 5 shows a straight-line view of the embodiment according to Fig. 2. The input port 24 is connected to the device-under-test 22 via a first electrical connection 32 and the output port 26 is connected to the device-under-test 22 via a second electrical connection 34 In this embodiment, the test head 4 is connected to the DUT-unit 16 and the first calibration signal S1 is also transmitted through the DUT-unit 16 to the measuring unit 10. The measuring unit 10 then receives a third calibration signal S 3 based on the first calibration signal S1. Compared to the step mentioned before, the measuring unit 10 receives a signal, the third calibration signal S3, with at least one modified signal parameter of the first calibration signal S 1, wherein the at least one modified signal parameter is caused by transmission losses, for example of the second signal line 28. With this result, further transmission losses of the system 2 can be taken into account to calibrate it. The calculation of the main calibration signal can mathematically be sumarized as follows: M/ADVA-011-PC 9 Wherein “x” is the first calibration signal S1, “ysc” is the second calibration signal S2 and “ydi” is the third calibration signal S3. After that, calculation “2” will be executed by the calculation unit 11 as follows:
Figure imgf000011_0001
Wherein “TSC” is the Transfer Function of the second calibration signal S 2 and “Tdi” is the Transfer Function of the third calibration signal S3. In the next step, the complex division “Tdeembed” of the Transfer Functions accord- ing to calculation “3”: M/ADVA-011-PC 10
Figure imgf000012_0001
The final step includes the calculation of the Complex Square Root “Tow” accord- ing to calculation “4”:
Figure imgf000012_0002
It is noted that the above-mentioned calculation methods are for exemplary purpose and for the described embodiments of the system. Additionally or alter- natively, other calculation methods can also be applied as long as they are math- ematically equivalent. As can be seen in Fig. 5, the design, especially regarding the length of the first and second electrical connection 32, 34, of the system is symmetrical. In an alternative embodiment the length of the first and second electrical connection 32, 34 is different and therefore asymmetrical. According to this alternative embodiment, the calculation of the main calibration signal differs also. Assuming that the length of the first electrical connection is “1” and the length of the second electrical connection is “α”, instead of calculation “4”, calculation “5” has to be applied: M/ADVA-011-PC 11
Figure imgf000013_0001
Calculations “5” and “4” are equivalent, if 1= α. In this case, the electrical con- nections are symmetric and comprise the same length as shown in the embodi- ment of Fig. 5. Fig. 6 shows an alternative embodiment of the DUT-unit 16. In this embodiment, no DUT socket 20 and no device-under-test 22 is provided. Hence, this much easier designed DUT-unit 16 is called “shorted loadboard”. Fig. 7 shows graphs of two different measurements in comparison. One meas- urement was made conventionally by using a network analyzer. The other meas- urement was made according to the inventive system and method. As can be taken from the graphs only a small difference can be seen in the two curves. However, this difference is not from a practical importance. The invention is not limited to the embodiments described above. Rather, other variants of the invention can also be derived therefrom by the person skilled in the art without leaving the object of the invention. Furthermore, in particular, all individual features described in connection with the embodiment examples can also be combined with each other in other ways without leaving the object of the invention. M/ADVA-011-PC 12 List of reference numerals system test head device-under-test interface signal generator measuring unit calculation unit first signal line channel module DUT-unit loadboard Short DUT DUT-socket device-under-test input port output port second signal line electrical connectors first electrical connection second electrical connection input port of DUT output port of DUT first calibration signal second calibration signal third calibration signal

Claims

February 24, 2023 Advantest Corporation M/ADVA-011-PC PA/TY/RP System and method for calibrating a device-under-test interface Claims 1. System (2) for calibrating a device-under-test interface (6), the system (2) comprising: - a test head (4) comprising a signal generator (8) and a measuring unit (10), wherein the signal generator (8) and the measuring unit (10) are removably, directly and electrically connectable or connected to each other via a first signal line (12); - a DUT-unit (16) comprising a loadboard (18), wherein the loadboard (18) comprises an input port (44) and an output port (46); wherein the input port (44) and the output port (46) are electrically connected with each other via a second signal line (28); and - a calculation unit (11); wherein - the signal generator (8) is configured to generate a first calibration signal (S1) and the system (2) is configurable to transmit the first calibration signal (S1) to the measuring unit (10) and to the input port (44); - the measuring unit (10) is configured to: - measure a second calibration signal (S2) based on the first calibration signal (S1) received from the signal generator (8); and - measure a third calibration signal (S3) based on the first calibration signal (S1) received from the DUT-unit (16) via the output port (46); - the calculation unit (11) is configured to calculate a main calibration signal based on the first, second and third calibration signal (S1, S2, S3) and further to calibrate the device under test interface (6) based on the calculated main calibration signal. M/ADVA-011-PC 2 2. System (2) according to claim 1, wherein the second calibration signal (S2) is a signal with at least one modified signal parameter of the first calibration signal (S1), wherein the at least one modified signal parameter is caused by transmission losses. 3. System (2) according to claim 1 or 2, wherein the third calibration signal (S3) is a signal with at least one modified signal parameter of the first calibration signal (S1), wherein the at least one modified signal parameter is caused by transmission losses. 4. System (2) according to claim 2 or 3, wherein the at least one signal parameter is one of: - frequency; - amplitude; - phase. 5. System (2) according to one of claims 1 to 4, wherein, to calculate the main calibration signal, the calculation unit (11) is configured to calculate the Fourier Transformation Function of the first calibration signal (S1), the second calibration signal (S2) and the third calibration signal (S3). 6. System (2) according to one of claims 1 to 5, wherein, to further calculate the main calibration signal, the calculation unit (11) is further configured to calculate the Transfer Functions of the second calibration signal (S2) and the third calibration signal (S3) each based on the first calibration signal (S1). 7. System according to claim 6, wherein, to further calculate the main calibration signal, the calculation unit (11) is further configured to calculate the complex division of the calculated Transfer Functions of the second calibration signal (S 2) and the third calibration signal (S3). 8. System (2) according to claim 7, M/ADVA-011-PC 3 wherein, to further calculate the main calibration signal, the calculation unit (11) is further configured to calculate the Complex Square Root of the calculated complex division of the transfer function of the second calibration signal (S2) and the transfer function of the third calibration signal (S3). 9. System (2) according to claim 8, wherein the calculation unit (11) is configured to calibrate the device- under-test interface (6) based on the value of the calculated Complex Square Root. 10. System (2) according to one of claims 1 to 9, wherein the input port (44) and the output port (46) are directly connected with each other via the second signal line (28). 11. System (2) according to one of claims 1 to 10, wherein the DUT-unit (16) comprises a device-under-test (22) and wherein an input port (24) is connected to the device-under-test (22) via a first electrical connection (32) and an output port (26) is connected to the device-under-test (22) via a second electrical connection (34). 12. System (2) according to claim 11, wherein the first electrical connection (32) and the second electrical connection (34) comprise the same length. 13. Method for calibrating a device-under-test interface (6), the method comprising the following steps: - generating a first calibration signal (S1) by a signal generator (8) of a test head (4) and transmitting the first calibration signal (S1) to a measuring unit (10) of the test head (4) via a first signal line (12); - measuring a second calibration signal (S2) based on the first calibration signal (S1) by the measuring unit (10); - transmitting the first calibration signal (S1) to an input port (44) of a DUT-unit (16); - measuring a third calibration signal (S3) based on the first calibration signal (S1) by the measuring unit (10) at an output port (46) of the DUT-unit (16); M/ADVA-011-PC 4 - calculating a main calibration signal based on the first, second and third calibration signal (S1, S2, S3); and; - calibrate the device-under-test interface (6) based on the calculated main calibration signal. 14. Method according to claim 13, wherein calculating the main calibration signal further comprises the step of: - calculating the Fourier Transformation Function of the first calibration signal (S1), the second calibration signal (S2) and the third calibration signal (S3) by a calculation unit (11). 15. Method according to claim 14, wherein calculating the main calibration signal further comprises the step of: - calculating the Transfer Functions of the second calibration signal (S2) and the third calibration signal (S3) based on the first calibration signal (S1) by the calculation unit (11). 16. Method according to claim 15, wherein calculating the main calibration signal further comprises the step of: - calculating the complex division of the calculated Transfer Functions of the second calibration signal (S2) and the third calibration signal (S3). 17. Method according to claim 16, wherein calculating the main calibration signal further comprises the step of: - calculating the Complex Square Root of the calculated complex division of the transfer function of the second calibration signal (S2) and the transfer function of the third calibration signal (S3). 18. Method according to claim 17, further comprising the step of: - calculating the Complex Square Root of the calculated complex division of the transfer function of the second calibration signal (S2) and the transfer function of the third calibration signal (S3) in each frequency bins. 19. Method according to one of claims 15 to 18, M/ADVA-011-PC 5 wherein the Transfer Functions of the second calibration signal (S2) and the third calibration signal (S3) each based on the first calibration signal (S1) is done by the following equations: ^^ ^^ = ^^ ^^ ^^ ^^ ^^
Figure imgf000019_0001
wherein X is the calculated Fourier Transformation of the first calibration signal (S1), YSC is the calculated Fourier Transformation of the second calibration signal (S2) and Ydi is the calculated Fourier Transformation of the third calibration signal (S3).
PCT/EP2023/054752 2023-02-24 2023-02-24 System and method for calibrating a device-under-test interface WO2024175211A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/EP2023/054752 WO2024175211A1 (en) 2023-02-24 2023-02-24 System and method for calibrating a device-under-test interface

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/EP2023/054752 WO2024175211A1 (en) 2023-02-24 2023-02-24 System and method for calibrating a device-under-test interface

Publications (1)

Publication Number Publication Date
WO2024175211A1 true WO2024175211A1 (en) 2024-08-29

Family

ID=85415150

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2023/054752 WO2024175211A1 (en) 2023-02-24 2023-02-24 System and method for calibrating a device-under-test interface

Country Status (1)

Country Link
WO (1) WO2024175211A1 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1156341A2 (en) * 2000-05-18 2001-11-21 DeTeMobil Deutsche Telekom MobilNet GmbH Method for correcting frequency- and length-dependent line attenuation for tdr-measurements carried out on high-frequency cables
WO2010007770A1 (en) * 2008-07-15 2010-01-21 株式会社アドバンテスト Testing device
EP2306209A2 (en) * 2009-09-30 2011-04-06 Tektronix, Inc. Signal acquisition system having reduced probe loading of a device under test
US20130187674A1 (en) * 2011-12-06 2013-07-25 Emscan Corporation Test station for wireless devices and methods for calibration thereof
US20150349899A1 (en) * 2014-02-11 2015-12-03 Introbotics Corporation System and method for automated loss testing
US20210286000A1 (en) * 2020-03-11 2021-09-16 Teradyne, Inc. Calibrating an interface board

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1156341A2 (en) * 2000-05-18 2001-11-21 DeTeMobil Deutsche Telekom MobilNet GmbH Method for correcting frequency- and length-dependent line attenuation for tdr-measurements carried out on high-frequency cables
WO2010007770A1 (en) * 2008-07-15 2010-01-21 株式会社アドバンテスト Testing device
EP2306209A2 (en) * 2009-09-30 2011-04-06 Tektronix, Inc. Signal acquisition system having reduced probe loading of a device under test
US20130187674A1 (en) * 2011-12-06 2013-07-25 Emscan Corporation Test station for wireless devices and methods for calibration thereof
US20150349899A1 (en) * 2014-02-11 2015-12-03 Introbotics Corporation System and method for automated loss testing
US20210286000A1 (en) * 2020-03-11 2021-09-16 Teradyne, Inc. Calibrating an interface board

Similar Documents

Publication Publication Date Title
US7098670B2 (en) Method and system of characterizing a device under test
US6421624B1 (en) Multi-port device analysis apparatus and method and calibration method thereof
JPH11352163A (en) Calibration method of network analyzer
US20060241887A1 (en) Calibration apparatus and method using pulse for frequency, phase, and delay characteristic
CN113300787B (en) Method and test system for testing a device under test
JP2004317506A (en) Property clarification of balancing device including test system calibration
US10866282B2 (en) Method for calibrating channel delay skew of automatic test equipment
US20090174415A1 (en) Method for Calibrating a Real-Time Load-Pull System
JP2012163573A (en) High-frequency characteristic error correction method for electronic components
CN105980878A (en) Time domain measuring method with calibration in the frequency range
EP1455197B1 (en) Calibration method and apparatus
JP7053969B1 (en) IC noise tolerance detection device, IC noise tolerance detection method, and IC internal impedance measurement method
US20190391193A1 (en) An interferometric IQ-mixer/DAC solution for active, high speed vector network analyser impedance renormalization
CN114414979A (en) LED frequency response test system and method
WO2024175211A1 (en) System and method for calibrating a device-under-test interface
CN219737650U (en) Testing device and signal testing system
US7054780B2 (en) Network analyzer applying loss compensation using port extensions and method of operation
TW202436881A (en) System and method for calibrating a device-under-test interface
US20240039644A1 (en) Measurement application device calibration unit, measurement system, method
US6510392B2 (en) In-situ test for embedded passives
Frick et al. A method to determine the injected real power into an IC Pin in case of a conducted immunity EMC test
US20240125881A1 (en) Power calibration adapter, measurement application system, method
Sun et al. Equivalent Measurement Method for High Field Intensity Radiation Sensitivity of Two-wire Interconnection System
US20240039647A1 (en) Measurement application device calibration unit, measurement system, method
CN109996282B (en) WIFI product detection system and WIFI product detection method

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 23708195

Country of ref document: EP

Kind code of ref document: A1