Nothing Special   »   [go: up one dir, main page]

WO2009025341A1 - Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法 - Google Patents

Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法 Download PDF

Info

Publication number
WO2009025341A1
WO2009025341A1 PCT/JP2008/064954 JP2008064954W WO2009025341A1 WO 2009025341 A1 WO2009025341 A1 WO 2009025341A1 JP 2008064954 W JP2008064954 W JP 2008064954W WO 2009025341 A1 WO2009025341 A1 WO 2009025341A1
Authority
WO
WIPO (PCT)
Prior art keywords
igbt
single crystal
silicon single
wafer
crystal wafer
Prior art date
Application number
PCT/JP2008/064954
Other languages
English (en)
French (fr)
Inventor
Shigeru Umeno
Koji Kato
Toshiaki Ono
Manabu Nishimoto
Masataka Hourai
Original Assignee
Sumco Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumco Corporation filed Critical Sumco Corporation
Priority to JP2009529067A priority Critical patent/JPWO2009025341A1/ja
Publication of WO2009025341A1 publication Critical patent/WO2009025341A1/ja

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3225Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B15/00Single-crystal growth by pulling from a melt, e.g. Czochralski method
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/06Silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/6609Diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234Bipolar junction transistors [BJT]
    • H01L29/66325Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
    • H01L29/66333Vertical insulated gate bipolar transistors
    • H01L29/66348Vertical insulated gate bipolar transistors with a recessed gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

 引き上げ速度マージンを拡大することが可能であるとともに、p/n接合リーク不良率を低減できる抵抗率のバラツキが小さなウェーハの製造が可能とし、チョクラルスキー法によって育成されたシリコン単結晶からなるIGBT用のシリコン単結晶ウェーハであって、結晶径方向全域においてCOP欠陥および転位クラスタが排除されており、IGBTの製造プロセスにおける熱処理を模擬した熱処理後にp/n接合リーク不良率が3%以下である。
PCT/JP2008/064954 2007-08-21 2008-08-21 Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法 WO2009025341A1 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009529067A JPWO2009025341A1 (ja) 2007-08-21 2008-08-21 Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007215333 2007-08-21
JP2007-215333 2007-08-21

Publications (1)

Publication Number Publication Date
WO2009025341A1 true WO2009025341A1 (ja) 2009-02-26

Family

ID=40378241

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/064954 WO2009025341A1 (ja) 2007-08-21 2008-08-21 Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法

Country Status (2)

Country Link
JP (1) JPWO2009025341A1 (ja)
WO (1) WO2009025341A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012089392A1 (en) * 2010-12-28 2012-07-05 Siltronic Ag Method of manufacturing silicon single crystal, silicon single crystal, and wafer

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005154172A (ja) * 2003-11-21 2005-06-16 Shin Etsu Handotai Co Ltd シリコン単結晶の製造方法及びシリコン単結晶製造装置の設計方法並びにシリコン単結晶製造装置
JP2006312575A (ja) * 2005-04-08 2006-11-16 Sumco Corp シリコンウェーハおよびその製造方法
JP2006344823A (ja) * 2005-06-09 2006-12-21 Sumco Corp Igbt用のシリコンウェーハ及びその製造方法
JP2007191350A (ja) * 2006-01-19 2007-08-02 Sumco Corp Igbt用シリコン単結晶ウェーハ及びigbt用シリコン単結晶ウェーハの製造方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100397595C (zh) * 2003-02-14 2008-06-25 三菱住友硅晶株式会社 硅片的制造方法
WO2004083496A1 (ja) * 2003-02-25 2004-09-30 Sumitomo Mitsubishi Silicon Corporation シリコンウェーハ及びその製造方法、並びにシリコン単結晶育成方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005154172A (ja) * 2003-11-21 2005-06-16 Shin Etsu Handotai Co Ltd シリコン単結晶の製造方法及びシリコン単結晶製造装置の設計方法並びにシリコン単結晶製造装置
JP2006312575A (ja) * 2005-04-08 2006-11-16 Sumco Corp シリコンウェーハおよびその製造方法
JP2006344823A (ja) * 2005-06-09 2006-12-21 Sumco Corp Igbt用のシリコンウェーハ及びその製造方法
JP2007191350A (ja) * 2006-01-19 2007-08-02 Sumco Corp Igbt用シリコン単結晶ウェーハ及びigbt用シリコン単結晶ウェーハの製造方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012089392A1 (en) * 2010-12-28 2012-07-05 Siltronic Ag Method of manufacturing silicon single crystal, silicon single crystal, and wafer
JP2012148949A (ja) * 2010-12-28 2012-08-09 Siltronic Ag シリコン単結晶の製造方法、シリコン単結晶、およびウエハ
US8961685B2 (en) 2010-12-28 2015-02-24 Siltronic Ag Method of manufacturing silicon single crystal, silicon single crystal, and wafer

Also Published As

Publication number Publication date
JPWO2009025341A1 (ja) 2010-11-25

Similar Documents

Publication Publication Date Title
WO2009025337A1 (ja) Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法、igbt用シリコン単結晶ウェーハの抵抗率保証方法
TW200613588A (en) Silicon wafer, method for manufacturing the same, and method for growing silicon single crystal
SG144857A1 (en) Semiconductor wafers of silicon and method for their production
WO2008123213A1 (ja) 半導体装置及び半導体製造方法
TW200738920A (en) Silicon single crystal wafer for IGBT and method for manufacturing silicon single crystal wafer for IGBT
EP2144280A4 (en) SILICON WAFER AND MANUFACTURING METHOD THEREFOR
JP2010215506A5 (ja) 単結晶iii−v族窒化物材料とその製造方法、物品およびウエハ
SG142262A1 (en) Method for manufacturing semiconductor single crystal by czochralski technology, and single crystal ingot and wafer manufactured using the same
MY147106A (en) Method for manufacturing epitaxial wafer
WO2009013914A1 (ja) SiCエピタキシャル基板およびその製造方法
WO2009014957A3 (en) Methods for manufacturing cast silicon from seed crystals
WO2012134092A3 (en) Method of manufacturing single crystal ingot, and single crystal ingot and wafer manufactured thereby
TW200600620A (en) Semiconductor substrate and semiconductor device, and manufacturing methods thereof
SG144051A1 (en) Method and device for producing semiconductor wafers of silicon
TW200739688A (en) Method for manufacturing epitaxial wafer and epitaxial wafer
WO2008093576A1 (ja) シリコン結晶素材及びその製造方法
SG195154A1 (en) Method for producing gaas single crystal and gaas single crystal wafer
WO2009025342A1 (ja) Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法
ATE538494T1 (de) Verfahren zur herstellung eines ssoi-substrats
CN102383192A (zh) 锗衬底的生长方法以及锗衬底
WO2009140406A3 (en) Crystal growth apparatus for solar cell manufacturing
MX2022011946A (es) Sustratos zonificados y/o estratificados y metodo y aparato para producir los mismos.
WO2009028658A1 (ja) Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法、igbt用シリコン単結晶ウェーハの抵抗率保証方法
WO2009025341A1 (ja) Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法
WO2009025338A1 (ja) Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08792625

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009529067

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08792625

Country of ref document: EP

Kind code of ref document: A1