Nothing Special   »   [go: up one dir, main page]

WO2008081824A1 - Semiconductor device and method for manufacturing the same - Google Patents

Semiconductor device and method for manufacturing the same Download PDF

Info

Publication number
WO2008081824A1
WO2008081824A1 PCT/JP2007/074979 JP2007074979W WO2008081824A1 WO 2008081824 A1 WO2008081824 A1 WO 2008081824A1 JP 2007074979 W JP2007074979 W JP 2007074979W WO 2008081824 A1 WO2008081824 A1 WO 2008081824A1
Authority
WO
WIPO (PCT)
Prior art keywords
semiconductor device
copper
film formed
manufacturing
same
Prior art date
Application number
PCT/JP2007/074979
Other languages
French (fr)
Japanese (ja)
Inventor
Hiraku Ishikawa
Original Assignee
Tokyo Electron Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Limited filed Critical Tokyo Electron Limited
Priority to EP07860208A priority Critical patent/EP2112685A4/en
Priority to US12/521,397 priority patent/US8017519B2/en
Publication of WO2008081824A1 publication Critical patent/WO2008081824A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/02068Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
    • H01L21/02074Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a planarization of conductive layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02115Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material being carbon, e.g. alpha-C, diamond or hydrogen doped carbon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02304Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/3146Carbon layers, e.g. diamond-like layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76835Combinations of two or more different dielectric layers having a low dielectric constant
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76849Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76867Barrier, adhesion or liner layers characterized by methods of formation other than PVD, CVD or deposition from a liquids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/76883Post-treatment or after-treatment of the conductive material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/5329Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

Disclosed is a semiconductor device characterized by comprising a substrate, a wiring layer formed on the substrate and composed of copper or a copper alloy, a copper diffusion barrier film formed on the wiring layer and composed of an amorphous carbon film formed by CVD using a process gas containing a hydrocarbon gas, and a low dielectric constant insulating film formed on the copper diffusion barrier film.
PCT/JP2007/074979 2006-12-28 2007-12-26 Semiconductor device and method for manufacturing the same WO2008081824A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP07860208A EP2112685A4 (en) 2006-12-28 2007-12-26 Semiconductor device and method for manufacturing the same
US12/521,397 US8017519B2 (en) 2006-12-28 2007-12-26 Semiconductor device and manufacturing method thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2006355132 2006-12-28
JP2006-355132 2006-12-28
JP2007130142A JP5154140B2 (en) 2006-12-28 2007-05-16 Semiconductor device and manufacturing method thereof
JP2007-130142 2007-05-16

Publications (1)

Publication Number Publication Date
WO2008081824A1 true WO2008081824A1 (en) 2008-07-10

Family

ID=39588506

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/074979 WO2008081824A1 (en) 2006-12-28 2007-12-26 Semiconductor device and method for manufacturing the same

Country Status (6)

Country Link
US (1) US8017519B2 (en)
EP (1) EP2112685A4 (en)
JP (1) JP5154140B2 (en)
KR (1) KR101076470B1 (en)
TW (1) TW200834733A (en)
WO (1) WO2008081824A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012107162A1 (en) 2011-02-10 2012-08-16 Trw Automotive Gmbh Belt retractor for a vehicle safety belt

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5133852B2 (en) * 2008-11-13 2013-01-30 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method and semiconductor device
JP5351948B2 (en) * 2009-06-04 2013-11-27 東京エレクトロン株式会社 Method and apparatus for forming amorphous carbon film
JP2011014872A (en) * 2009-06-04 2011-01-20 Tokyo Electron Ltd Method and device for forming amorphous carbon film
US8461683B2 (en) * 2011-04-01 2013-06-11 Intel Corporation Self-forming, self-aligned barriers for back-end interconnects and methods of making same
US8524329B2 (en) 2011-12-13 2013-09-03 Lam Research Corporation Electroless copper deposition
US9142456B2 (en) * 2013-07-30 2015-09-22 Lam Research Corporation Method for capping copper interconnect lines
JP6469435B2 (en) * 2014-10-30 2019-02-13 太陽誘電ケミカルテクノロジー株式会社 Structure and structure manufacturing method
US20160276156A1 (en) * 2015-03-16 2016-09-22 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and manufacturing process thereof
WO2018047988A1 (en) * 2016-09-06 2018-03-15 주식회사 더굿시스템 Heat dissipation plate material for high output device
KR102217242B1 (en) 2017-03-08 2021-02-18 삼성전자주식회사 Integrated circuit device and method of manufacturing the same
US10276505B2 (en) 2017-03-08 2019-04-30 Samsung Electronics Co., Ltd. Integrated circuit device and method of manufacturing the same
JP2018159102A (en) * 2017-03-22 2018-10-11 株式会社東芝 Metal pattern forming method
TWI723282B (en) * 2017-09-16 2021-04-01 美商應用材料股份有限公司 Volumetric expansion of metal-containing films by silicidation
KR20200140388A (en) * 2018-05-03 2020-12-15 어플라이드 머티어리얼스, 인코포레이티드 Pulsed plasma (DC/RF) deposition of high-quality C films for patterning
TWI757659B (en) * 2018-11-23 2022-03-11 美商應用材料股份有限公司 Selective deposition of carbon films and uses thereof
JP2024512894A (en) * 2021-12-14 2024-03-21 エルジー・ケム・リミテッド Remote chamber and DART-MS system using same

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09321045A (en) * 1996-05-30 1997-12-12 Nec Corp Semiconductor device and method for manufacturing the same
JP2001319928A (en) * 2000-05-08 2001-11-16 Hitachi Ltd Semiconductor integrated circuit device and manufacturing method therefor
JP2004193544A (en) * 2002-05-08 2004-07-08 Nec Electronics Corp Semiconductor device and method of manufacturing same
JP2005050859A (en) * 2003-07-29 2005-02-24 Renesas Technology Corp Method for manufacturing semiconductor device
WO2005087974A2 (en) * 2004-03-05 2005-09-22 Applied Materials, Inc. Cvd processes for the deposition of amorphous carbon films
JP2006253504A (en) * 2005-03-11 2006-09-21 Nec Electronics Corp Semiconductor device and its manufacturing method
JP2006294941A (en) * 2005-04-12 2006-10-26 Toshiba Corp Semiconductor device and its manufacturing method
JP2006324584A (en) * 2005-05-20 2006-11-30 Sharp Corp Semiconductor device and manufacturing method thereof

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2997371B2 (en) * 1992-10-27 2000-01-11 川崎製鉄株式会社 Integrated circuit device
US5559367A (en) * 1994-07-12 1996-09-24 International Business Machines Corporation Diamond-like carbon for use in VLSI and ULSI interconnect systems
JP3228183B2 (en) * 1996-12-02 2001-11-12 日本電気株式会社 Insulating film, semiconductor device having the insulating film, and method of manufacturing the same
US6492266B1 (en) * 1998-07-09 2002-12-10 Advanced Micro Devices, Inc. Method of forming reliable capped copper interconnects
US6331481B1 (en) * 1999-01-04 2001-12-18 International Business Machines Corporation Damascene etchback for low ε dielectric
US6342733B1 (en) * 1999-07-27 2002-01-29 International Business Machines Corporation Reduced electromigration and stressed induced migration of Cu wires by surface coating
JP2001062605A (en) * 1999-08-30 2001-03-13 Sumitomo Electric Ind Ltd Amorphous carbon coated tool
US6153935A (en) * 1999-09-30 2000-11-28 International Business Machines Corporation Dual etch stop/diffusion barrier for damascene interconnects
JP2001144090A (en) * 1999-11-11 2001-05-25 Nec Corp Method of manufacturing semiconductor device
US6815329B2 (en) * 2000-02-08 2004-11-09 International Business Machines Corporation Multilayer interconnect structure containing air gaps and method for making
US6417092B1 (en) * 2000-04-05 2002-07-09 Novellus Systems, Inc. Low dielectric constant etch stop films
JP2002194547A (en) * 2000-06-08 2002-07-10 Applied Materials Inc Method of depositing amorphous carbon layer
JP4535629B2 (en) * 2001-02-21 2010-09-01 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
US6905964B2 (en) * 2003-01-09 2005-06-14 Chartered Semiconductor Manufacturing Ltd. Method of fabricating self-aligned metal barriers by atomic layer deposition on the copper layer
US6977218B2 (en) * 2003-07-17 2005-12-20 Taiwan Semiconductor Manufacturing Co., Ltd. Method for fabricating copper interconnects
US7064078B2 (en) * 2004-01-30 2006-06-20 Applied Materials Techniques for the use of amorphous carbon (APF) for various etch and litho integration scheme

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09321045A (en) * 1996-05-30 1997-12-12 Nec Corp Semiconductor device and method for manufacturing the same
JP2001319928A (en) * 2000-05-08 2001-11-16 Hitachi Ltd Semiconductor integrated circuit device and manufacturing method therefor
JP2004193544A (en) * 2002-05-08 2004-07-08 Nec Electronics Corp Semiconductor device and method of manufacturing same
JP2005050859A (en) * 2003-07-29 2005-02-24 Renesas Technology Corp Method for manufacturing semiconductor device
WO2005087974A2 (en) * 2004-03-05 2005-09-22 Applied Materials, Inc. Cvd processes for the deposition of amorphous carbon films
JP2006253504A (en) * 2005-03-11 2006-09-21 Nec Electronics Corp Semiconductor device and its manufacturing method
JP2006294941A (en) * 2005-04-12 2006-10-26 Toshiba Corp Semiconductor device and its manufacturing method
JP2006324584A (en) * 2005-05-20 2006-11-30 Sharp Corp Semiconductor device and manufacturing method thereof

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
See also references of EP2112685A4
T. SAITO ET AL., PROCEEDING OF IITC, 2001, pages 15 - 17

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012107162A1 (en) 2011-02-10 2012-08-16 Trw Automotive Gmbh Belt retractor for a vehicle safety belt

Also Published As

Publication number Publication date
EP2112685A1 (en) 2009-10-28
EP2112685A4 (en) 2012-01-04
US8017519B2 (en) 2011-09-13
US20100323516A1 (en) 2010-12-23
JP5154140B2 (en) 2013-02-27
JP2008182174A (en) 2008-08-07
TW200834733A (en) 2008-08-16
KR101076470B1 (en) 2011-10-25
KR20090088963A (en) 2009-08-20

Similar Documents

Publication Publication Date Title
WO2008081824A1 (en) Semiconductor device and method for manufacturing the same
WO2007109522A3 (en) Methods for etching a dielectric barrier layer with high selectivity
TW200707754A (en) Wire structure, method of forming wire, thin film transistor substrate, and method of manufacturing thin film transistor substrate
WO2008057671A3 (en) Electronic device including a conductive structure extending through a buried insulating layer
TW200518263A (en) Method for fabricating copper interconnects
TW200722543A (en) Improving adhesion and minimizing oxidation on electroless Co alloy films for integration with low k inter-metal dielectric and etch stop
EP3614442A3 (en) Semiconductor device having oxide semiconductor layer and manufactoring method thereof
TW200616053A (en) A method for making a semiconductor device that includes a metal gate electrode
TW200741970A (en) Method for manufacturing semiconductor device and semiconductor device
TW200705017A (en) Wire structure, method for fabricating wire, thin film transistor substrate, and method for fabricating the thin film transistor substrate
WO2008039757A3 (en) Semiconductor devices and methods from group iv nanoparticle materials
WO2008143138A1 (en) Wiring substrate, semiconductor package, and electronic device
TW200618174A (en) Method of manufacturing semiconductor device
EP1596428A4 (en) Organic thin-film transistor device and method for manufacturing same
WO2010009716A3 (en) Radiation-emitting device and method for producing a radiation-emitting device
TW200721378A (en) Method of manufacturing semiconductor device
TW200729516A (en) Semiconductor device and method for fabricating the same
TW200707757A (en) Method for forming contact hole and method for fabricating thin film transistor plate using the same
TW200729483A (en) Vertical organic transistor and fabricating method of the same
WO2006098820A3 (en) Method of forming a semiconductor device having a diffusion barrier stack and structure thereof
TW200737357A (en) Semiconductor structure and method of fabricating thereof
TW200746287A (en) Method for production of semiconductor devices
TW200710966A (en) Semiconductor device and method for production thereof
TW200741962A (en) Interconnect structure and method of forming the same
TW200737381A (en) Semiconductor device and method for manufacturing the same

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200780045004.X

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07860208

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 12521397

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: KR

Ref document number: 1020097014781

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2007860208

Country of ref document: EP