Nothing Special   »   [go: up one dir, main page]

US7915693B2 - Semiconductor device with fin and silicide structure - Google Patents

Semiconductor device with fin and silicide structure Download PDF

Info

Publication number
US7915693B2
US7915693B2 US12/179,995 US17999508A US7915693B2 US 7915693 B2 US7915693 B2 US 7915693B2 US 17999508 A US17999508 A US 17999508A US 7915693 B2 US7915693 B2 US 7915693B2
Authority
US
United States
Prior art keywords
fin
gate electrode
insulating film
gate
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/179,995
Other versions
US20090026505A1 (en
Inventor
Kimitoshi Okano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microsoft Technology Licensing LLC
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OKANO, KIMITOSHI
Publication of US20090026505A1 publication Critical patent/US20090026505A1/en
Application granted granted Critical
Publication of US7915693B2 publication Critical patent/US7915693B2/en
Assigned to MICROSOFT TECHNOLOGY LICENSING, LLC reassignment MICROSOFT TECHNOLOGY LICENSING, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TOSHIBA CORPORATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate

Definitions

  • a technique to form an extension layer by a selective epitaxial growth of a crystal on a surface of a fin so as to reduce parasitic resistance of a source/drain region has been known (for example, disclosed by JP-A 2005-86024).
  • a semiconductor device includes: a semiconductor substrate; a fin formed on the semiconductor substrate; a gate electrode formed so as to sandwich both side faces of the fin between its opposite portions via a gate insulating film; an extension layer formed on a region of a side face of the fin, the region being on the both sides of the gate electrode, the extension layer having a plane faced to a surface of the semiconductor substrate at an acute angle; and a silicide layer formed on a surface of the plane faced to the surface of the semiconductor substrate at an acute angle.
  • a method of fabricating a semiconductor device includes: forming an insulating film on a semiconductor substrate on which fin is fabricated, so as to cover at least a portion of a side face of the fin; forming a trench having an opening on an upper side thereof in a region of the insulating film by processing the insulating film, the region being adjacent to the fin; forming a gate electrode on the insulating film in which the trench has been formed, so as to sandwich the both sides of the fin between its opposite portions via a gate insulating film; forming an extension layer by epitaxially growing a crystal using a side face of the fin as a base after forming the gate electrode to substantially block off the opening of the trench of the insulating film; lowering the height of the insulating film after forming the extension layer; and forming a silicide layer on a surface of the extension layer after lowering the height of the insulating film.
  • FIG. 1 is a perspective view of a semiconductor device according to a first embodiment
  • FIG. 2 is a cross sectional view of the semiconductor device according to the first embodiment when a cut surface taken on line II-II of FIG. 1 is viewed in a direction indicated by an arrow in the figure;
  • FIG. 3 is a cross sectional view of the semiconductor device according to the first embodiment when a cut surface taken on line III-III of FIG. 1 is viewed in a direction indicated by an arrow in the figure;
  • FIGS. 4A to 4K are perspective views showing processes for fabricating the semiconductor device according to the first embodiment
  • FIGS. 5A to 5C are partial cross sectional views showing processes for fabricating the semiconductor device according to the first embodiment
  • FIG. 6 is a cross sectional view of a semiconductor device according to a second embodiment
  • FIG. 7 is a cross sectional view of the semiconductor device according to the second embodiment.
  • FIGS. 8A to 8F are cross sectional views showing processes for fabricating a semiconductor device according to a third embodiment.
  • FIG. 9 is a cross sectional view of the semiconductor device according to the third embodiment.
  • a fin of which the side face is ⁇ 110 ⁇ plane is formed on a Si substrate of which principal surface is ⁇ 100 ⁇ plane, and often SiO 2 is used for an insulating film as an element isolation region.
  • Si substrate of which principal surface is ⁇ 100 ⁇ plane and often SiO 2 is used for an insulating film as an element isolation region.
  • SiO 2 is used for an insulating film as an element isolation region.
  • an extension layer is formed using a normal vapor phase epitaxial growth technique, a surface with a slow crystal growth rate becomes a facet, and thereby generating a gap between this facet of the extension layer and the element isolation region. Therefore, a material of a gate sidewall or the like formed in a posterior process remains in this gap, which becomes an obstacle when siliciding the extension layer.
  • a surface of the extension layer to be silicided is only an upper surface and it becomes difficult to reduce parasitic resistance of source/drain regions satisfactory.
  • the same problem occurs when a facet is formed on an extension layer.
  • FIG. 1 is a perspective view of a semiconductor device according to a first embodiment.
  • FIG. 2 is a cross sectional view when a cut surface taken on line II-II of FIG. 1 is viewed in a direction indicated by an arrow in the figure.
  • FIG. 3 is a cross sectional view when a cut surface taken on line III-III of FIG. 1 is viewed in a direction indicated by an arrow in the figure.
  • a semiconductor device 1 is schematically configured to have a semiconductor substrate 2 , a fin 3 formed on the semiconductor substrate 2 , an insulating film 5 having a function as an element isolation region, a gate electrode 7 formed so as to sandwich both side faces of the fin 3 (i.e.
  • both sides of faces of the fin 3 between its opposite portions via a gate insulating film 6 , a cap layer 4 formed between an upper surface of the fin 3 and the gate electrode 7 , an offset spacer 8 formed on a side face of the gate electrode 7 , a gate sidewall 10 formed on a side face of the offset spacer 8 , an extension layer 9 formed in a region, within the side faces of the fin 3 , which is not sandwiched by opposite portions of the gate electrode 7 and opposite portions of the offset spacer 8 , a silicide layer 11 formed on surfaces of the fin 3 and the extension layer 9 , and a gate silicide layer 12 formed on upper and lower surfaces of the gate electrode 7 .
  • the semiconductor substrate 2 it is possible to use a Si substrate or the like of which principal surface is a ⁇ 100 ⁇ plane.
  • the ⁇ 100 ⁇ plane represents a (100) plane and a plane equivalent to the (100) plane.
  • the fin 3 is, for example, integrally formed with the semiconductor substrate 2 so that the plane direction of the side plane is ⁇ 110 ⁇ .
  • a ⁇ 110 ⁇ plane represents a (110) plane and a surface equivalent to the (110) plane.
  • the fin 3 includes a source region and a drain region (not shown). A region in the fin 3 surrounded by the gate electrode 7 and sandwiched by the source region and the drain region functions as a channel region.
  • the insulating film 5 is composed of, for example, an insulating material such as SiO 2 or the like. Furthermore, it is preferable that the insulating film 5 has high etching selectivity against the gate sidewall 10 .
  • the gate insulating film 6 is composed of, for example, SiO 2 , SiN, SiON, or a high-k material (for example, an Hf-based material such as HfSiON, HfSiO or HfO, a Zr-based material such as ZrSiON, ZrSiO or ZrO, and a Y-based material such as Y 2 O 3 ).
  • a high-k material for example, an Hf-based material such as HfSiON, HfSiO or HfO, a Zr-based material such as ZrSiON, ZrSiO or ZrO, and a Y-based material such as Y 2 O 3 ).
  • the gate electrode 7 is composed of, for example, polycrystalline silicon containing a conductivity type impurity or polycrystalline silicon germanium containing a conductivity type impurity.
  • a conductivity type impurity a p-type impurity species such as B, BF 2 or the like is used for a p-type transistor and an n-type impurity species such as As, P or the like is used for an n-type transistor.
  • the gate electrode 7 may be a metal gate electrode composed of W, Ta, Ti, Hf, Zr, Ru, Pt, Ir, Mo, Al or the like, or a compound thereof. When the metal gate electrode is used, the gate silicide layer 12 is not formed.
  • the gate electrode 7 may be composed of fully silicided gate electrode, which is a kind of the metal gate electrode, formed by completely siliciding the polycrystalline silicon containing a conductivity type impurity or the polycrystalline silicon germanium containing a conductivity type impurity.
  • the gate electrode 7 may have a laminated structure in which the polycrystalline silicon containing a conductivity type impurity or the polycrystalline silicon germanium containing a conductivity type impurity is formed on the metal gate electrode. In this case, it is possible to form the gate silicide layer 12 on the polycrystalline silicon containing a conductivity type impurity or the polycrystalline silicon germanium containing a conductivity type impurity.
  • the gate silicide layer 12 is composed of, for example, a compound of a metal such as Ni, Pt, Co, Er, Y, Yb, Ti, Pd, NiPt, CoNi or the like, with Si. Also, it is possible to fully silicide the gate electrode 7 by increasing the thickness of the gate silicide layer 12 on the upper and lower surfaces of the gate electrode 7 . Furthermore, an insulating member may be provided in the gap between the gate electrode 7 and the insulating film 5 .
  • the cap layer 4 comprises an insulating material having functions as a mask used for RIE (Reactive Ion Etching) to form the fin 3 and as a stopper used for CMP (Chemical Mechanical Polishing) to planarize the insulating film 5 after the film formation thereof, for example, it is possible to use SiN or the like for the insulating material. It may be configured not to provide the cap layer 4 but to provide the gate insulating film 6 on an upper layer of the fin 3 , and to form a channel also on the upper surface of the fin 3 .
  • RIE Reactive Ion Etching
  • CMP Chemical Mechanical Polishing
  • the offset spacer 8 is composed of, for example, SiO 2 , SiN or the like.
  • the gate sidewall 10 is composed of, for example, insulating material such as SiN or the like. Furthermore, it may have a structure of two layer made of multiple types of insulating materials comprising SiN, SiO 2 , TEOS (Tetraethoxysilane) or the like. Furthermore, it may have a structure of three or more layers.
  • the extension layer 9 is composed of a Si-based crystal such as Si, SiGe, SiC or the like formed by an epitaxial growth method such as a vapor-phase epitaxial growth method, a solid-phase epitaxial growth method or the like.
  • an epitaxial growth method such as a vapor-phase epitaxial growth method, a solid-phase epitaxial growth method or the like.
  • a crystal, such as the SiC crystal, having a lattice constant smaller than that of the Si crystal to generate an tensile strain in the channel region is used when the semiconductor device 1 is an n-type transistor, and a crystal, such as the SiGe crystal, having a lattice constant larger than that of the Si crystal to generate a compressive strain in the channel region is used when the semiconductor device 1 is a p-type transistor.
  • the extension layer 9 has a facet 9 a , formed on the lower side of the extension layer 9 , facing to the surface of the semiconductor substrate 2 or the insulating film 5 at an acute angle.
  • the extension layer 9 has a facet 9 b , formed on the upper side of the extension layer 9 , facing to the height direction of the fin 3 and forming an obtuse angle with the surface of the semiconductor substrate 2 or the insulating film 5 .
  • facing to the surface of the semiconductor substrate 2 and the insulating film 5 at an acute angle means that the surface does not face to the height direction of the fin 3 or a direction parallel to the surface of the semiconductor substrate 2 , unlike the facet 9 b .
  • the facets 9 a and 9 b are plane, appeared in an epitaxial growth process of a crystal, of which crystal growth rate is slow, for example, they are ⁇ 111 ⁇ planes of the crystal which configures the extension layer 9 .
  • the ⁇ 111 ⁇ plane represents a (111) plane and a plane equivalent to the (111) plane.
  • the silicide layer 11 is composed of, for example, a compound of a metal such as Ni, Pt, Co, Er, Y, Yb, Ti, Pd, NiPt, CoNi or the like with Si, and is formed on surfaces of the fin 3 and the extension layer 9 which include the facets 9 a and 9 b.
  • a metal such as Ni, Pt, Co, Er, Y, Yb, Ti, Pd, NiPt, CoNi or the like with Si
  • FIGS. 4A to 4K are perspective views showing processes for fabricating the semiconductor device according to the first embodiment.
  • the semiconductor substrate 2 and the material film of the cap layer 4 are patterned by a photolithographic method and RIE, then, the fin 3 having the cap layer 4 on the upper surface thereof is formed.
  • planarizing treatment such as CMP or the like is applied to this insulating film 5 using the upper surface of the cap layer 4 as a stopper.
  • the etching is selectively applied to the cap layer 4 and the height of the cap layer 4 is lowered to a predetermined height.
  • a cap layer comprises a SiN film and an insulating layer comprises a SiO 2 film
  • the area of an exposed side face of the insulating film 5 facing to the side face of the cap layer 4 is adjusted by adjusting the height of the cap layer 4 .
  • the insulating film 5 is etched back.
  • the cap layer comprises a SiN film and an insulating layer comprises a SiO 2 film
  • the insulating film 5 etched back has a slant 5 a forming a trench 5 b in a portion from the upper surface of a region adjacent to the fin 3 of the insulating films to a predetermined depth.
  • An angle of this slant 5 a is determined by the area of the exposed side face of the insulating film 5 adjusted in a process to etch back to the cap layer 4 shown in FIG. 4C . This is because the etching progresses also from the exposed side face of the insulating film 5 when etching back the insulating film 5 . The greater the exposed side face area of the insulating film 5 , the larger the angle of the slant 5 a .
  • the angle of the slant 5 a is formed so as to match an angle of the facet 9 a of the extension layer 9 which is formed in the posterior process.
  • the slant 5 a is not limited to a linear slant. It is preferable to etch back to the insulating film 5 until the upper surface thereof is positioned below the upper surface of the fin 3 in order to provide an enough size for the trench 5 b.
  • a following method as another method to form a slant 5 a on the insulating film 5 .
  • a process to apply planarizing treatment to the insulating film 5 shown in FIG. 4B After a process to apply planarizing treatment to the insulating film 5 shown in FIG. 4B .
  • a trench 5 b is naturally formed in a region adjacent to the fin 3 of the insulating film 5 and it is possible to process the insulating film 5 to be in a shape shown in FIG. 4D .
  • the gate insulating film 6 is formed on the side face of the exposed fin 3 .
  • the gate insulating film 6 is formed by applying oxidation treatment to the side face of the fin 3 in case of using a SiO 2 film as a gate insulating film 6 , and by applying nitriding treatment or oxynitriding treatment after applying oxidation treatment to the side face of the fin 3 in case of using a SiON film.
  • the gate insulating film 6 when using a SiN film, a high-k material film or the like as the gate insulating film 6 , after depositing the SiN film, the high-k material film or the like on the whole surface of the semiconductor substrate 2 by the CVD method or the like, the gate insulating film 6 may be formed by removing an unnecessary portion of such film.
  • a gate electrode 7 having a gate cap layer 14 on the upper surface of thereof is formed and a portion which does not contact with the gate electrode 7 of the gate insulating film 6 is removed.
  • the formation of the gate electrode 7 and the gate cap layer 14 and the process of the gate insulating film 6 are carried out by, for example, following process. Firstly, a material film of the gate electrode 7 such as a polycrystalline silicon film is deposited on the semiconductor substrate 2 using the CVD method or the like, and is planarized by the CMP or the like. Next, a material film of the gate cap layer 14 such as SiN, SiO 2 or the like is deposited on the planarized material film of the gate electrode 7 .
  • the gate electrode 7 and the gate cap layer 14 are formed and the gate insulating film 6 is processed by patterning the material film of the gate electrode 7 , the material film of the gate cap layer 14 and the gate insulating film 6 using, for example, the photolithographic technique and the RIE method.
  • the offset spacer 8 is formed on each of the side faces of the gate electrode 7 and the gate cap layer 14 .
  • the formation of the offset spacer 8 is carried out by, for example, following process. Firstly, a material film of the offset spacer 8 is deposited on the semiconductor substrate 2 using the CVD method or the like. Next, the material film of the offset spacer 8 is processed by applying anisotropic etching process, which results in that the offset spacer 8 are formed on each of the side faces of the gate electrode 7 and the gate cap layer 14 . At this time, it is possible to form the offset spacer 8 on each of the side faces of the gate electrode 7 and the gate cap layer 14 while completely removing the material film of the offset spacer 8 on the side face of the fin 3 by adjusting the etching condition. Note that a portion, of cap layer 4 , which is not surrounded by the gate electrode 7 and the offset spacer B is removed at the same time when processing the offset spacer 8 .
  • conductivity type impurity is implanted to both side faces of the fin 3 by an ion implantation procedure, a plasma doping method or the like at a predetermined angle from a vertical direction using the offset spacer 8 as a mask edge, which results in that an extension region (not shown) of the source/drain region is formed.
  • the conductivity type impurity in the extension region is activated by annealing.
  • a crystal is grown by an epitaxial growth method using an exposed surface of the fin 3 as a base, which results in that the extension layer 9 is formed.
  • the facet 9 a of the extension layer 9 substantially matches the slant 5 a of the insulating film 5
  • the trench 5 b is embedded by the extension layer 9 .
  • the extension layer 9 is formed so as to substantially block off an opening on the upper side of the trench 5 b and a material film of the gate sidewall 10 does not substantially enter into the gap.
  • substantially blocking off the opening means to prevent the material film of the gate sidewall 10 from being formed in the gap under the facet 9 a in the posterior process, or to be able to remove easily due to the very small amount even if it is formed, concretely, following cases are considered.
  • the gate sidewall 10 is formed on the side face of the offset spacer B.
  • the gate sidewall 10 is formed in the following processes. Firstly, a material film of the gate sidewall 10 is deposited on the semiconductor substrate 2 using the CVD method or the like. Next, the gate sidewall 10 is formed on the side face of the offset spacer 8 by applying anisotropic etching to the material film of the gate sidewall 10 .
  • the facet 9 a of the extension layer 9 is covered by the insulating film 5 , the material film of the gate sidewall 10 is not formed under the facet 9 a when processing the material film of the gate sidewall 10 , or, even though it is formed slightly, it does not remain since it is possible to remove easily when processing the gate sidewall 10 .
  • a crystal is grown by an epitaxial growth method using a surface of the extension layer 9 as a base after forming the gate sidewall 10 , which results in that the volume of the extension layer 9 may be increased.
  • a crystal different from the extension layer 9 to be a base may be grown. For example, it is possible to grow a SiGe crystal, a SiC crystal or the like on the surface of the extension layer 9 comprising a Si crystal.
  • etch back for the insulating film 5 is carried out by wet etching so as to expose the facet 9 a of the extension layer 9 .
  • the insulating film 5 under the gate electrode 7 may be remained, however, it is possible to form a gap under the gate electrode 7 and silicide the lower surface of the gate electrode 7 by removing the insulating film 5 .
  • the etching selectivity of the insulating film 5 and the gate sidewall 10 is large, the gate sidewall 10 is hardly etched when carrying out etch back of the insulating film 5 .
  • a crystal is grown by an epitaxial growth method using a surface of the extension layer 9 as a base, which results in that the volume of the extension layer 9 may be increased.
  • a crystal different from the extension layer 9 to be a base may be grown. For example, it is possible to grow a SiGe crystal, a SIC crystal or the like on the surface of the extension layer 9 comprising a Si crystal.
  • conductivity type impurity is implanted to both side faces of the fin 3 having the extension layer 9 by an ion implantation procedure at a predetermined angle from a vertical direction using the gate sidewall 10 as a mask edge, which results in that a source/drain region (not shown) is formed.
  • the conductivity type impurity in the source/drain region is activated by annealing.
  • the fin 3 having the extension layer 9 on the surface thereof and the upper and lower surfaces of the gate electrode 7 are silicided to form the silicide layer 11 and the gate silicide layer 12 , respectively. Both of the facets 9 a and 9 B of the extension layer 9 are silicided.
  • a metal film composed of Ni or the like is deposited by the CVD, ALD (Atomic Layer Deposition) or the like so as to cover the surface of the fin 3 having the extension layer 9 on the surface thereof and the upper and lower surfaces of the gate electrode 7 , and silicidation reaction is generated on an interface between the metal film and the upper surface of the fin 3 having the extension layer 9 on the surface thereof and an interface between the metal film and the upper and lower surfaces of the gate electrode 7 by RTA (Rapid Thermal Annealing) at 400-500° C., which results in that the silicide layer 11 and the gate silicide layer 12 are formed.
  • RTA Rapid Thermal Annealing
  • the first embodiment it is possible to prevent the material of the gate sidewall 10 from remaining in the gap under the facet 9 a and to perform silicidation of the facet 9 a .
  • the material of the gate sidewall 10 it is possible to increase a region to be silicided, it is possible to sufficiently reduce parasitic resistance.
  • the area of the gate electrode faced to a source/drain contact becomes smaller than that of the conventional structure due to the shape of the gate electrode 7 of this embodiment, thus, it is possible to reduce parasitic capacitance between the gate electrode and the source/drain contact.
  • the semiconductor device 1 according to the second embodiment has a structure in which a strain generating film having a function to generate a strain in a channel region is added to the semiconductor device 1 according to the first embodiment. Note that, as for a configuration of other members, a fabrication process or the like which are same as the first embodiment, the explanation will be omitted to simplify.
  • FIG. 6 and FIG. 7 are cross sectional views of the semiconductor device according to the second embodiment.
  • the cross sections shown in FIG. 6 and FIG. 7 correspond to the cross sections of the semiconductor device 1 according to the first embodiment shown in FIG. 2 and FIG. 3 , respectively.
  • a strain generating film 13 is formed on the whole surface of the semiconductor device 1 .
  • the strain generating film 13 is also formed in a gap between the gate electrode 7 and the insulating film 5 under the gate electrode 7 .
  • the strain generating film 13 has a function to improve carrier mobility by generating a strain in a channel region (not shown) in the fin 3 . It is formed as a film to generate a tensile strain in the channel region when the semiconductor device 1 is an n-type transistor, and formed as a film to generate a compressive strain in the channel region when the semiconductor device 1 is a p-type transistor.
  • the strain generating film 13 it is possible to use a SiN film formed by the CVD method or the like. In this case, it is possible to form a film to generate a compressive strain and a film to generate a tensile strain separately by controlling hydrogen concentration in the SiN film.
  • the strain generating film 13 can be used as an etching stopper when etching an interlayer insulating film (not shown) formed on the strain generating film 13 to form a contact plug (not shown). Furthermore, the strain generating film 13 is formed on the whole surface of the semiconductor device 1 by the CVD method or the like, after carrying out the processes for forming the silicide layer 11 and the gate silicide layer 12 in the same way as the first embodiment as shown in FIGS. 4A to 4K .
  • a strain is generated in the channel region more effectively by forming the strain generating film 13 also in a gap between the gate electrode 7 and the generating film 5 under the gate electrode 7 , which makes it possible to improve carrier mobility.
  • the third embodiment is different from the first embodiment in a method of fabricating the semiconductor device 1 . Note that, as for the process same as the first embodiment, the explain will be omitted to simplify.
  • FIGS. 8A to 8F are cross sectional views showing processes for fabricating a semiconductor device according to a third embodiment.
  • the cross sections shown in FIGS. 8A to 8F correspond to the cross sections of the semiconductor device 1 according to the first embodiment shown in FIG. 2 .
  • the process to form the fin 3 having the cap layer 4 on the upper surface thereof shown in FIG. 4A is carried out in the same way as the first embodiment.
  • the insulating film 5 is deposited on the semiconductor substrate 2 higher than the height of the upper surface of the cap layer 4 by the CVD method or the like.
  • the insulating film 5 is etched back up to a predetermined height.
  • a region adjacent to the fin 3 of the insulating film 5 is selectively etched by, for example, the photolithographic method and the RIE, which results in that the trench 5 b having an opening on the upper side thereof is formed.
  • the trench 5 b in the insulating film 5 in a cross sectional view has a rectangular shape in FIG. 8C . However, other shapes may be available.
  • a process to form the gate insulating film 6 shown in FIG. 4E a process to form the gate electrode 7 and to remove a portion which does not contact with the gate electrode 7 of the gate insulating film 6 shown in FIG. 4F , a process to form the offset spacer 8 and a process to form an extension region of the source/drain region shown in FIG. 4G , are carried out in the same way as the first embodiment.
  • a crystal is grown by the epitaxial growth method using the exposed surface of the fin 3 as a base, which results in the formation of the extension layer 9 .
  • a top edge of the extension layer 9 in case that the cross section is a triangle and the base of the triangle contacts with the side face of the fin 3 as shown in FIG. 8D , a vertex thereof
  • the extension layer 9 does not necessarily contact with the side face of the trench 5 b if the material film of the gate sidewall 10 does not substantially enter into the gap under the facet 9 a in the posterior process.
  • the facet 9 a of the extension layer 9 is exposed by etching back a region, of the insulating film 5 , where the trench 5 b is not formed.
  • FIG. 9 is a cross sectional view showing a cross section corresponding to the cross section shown in FIG. 3 .
  • the material of the gate sidewall 10 is prevented from remaining in the gap under the facet 9 a by using a method different from the first embodiment, which makes it possible to silicide the facet 9 a.
  • the extension layer 9 has the facets 9 a and 9 b and is in a shape of which cross section is a triangle, it is not limited to such shape in fact.
  • the extension layer 9 may has the facets 9 a and 9 b , and a surface parallel to the side face of the fin 3 and be in a shape of which cross section is a trapezoid.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

A semiconductor device according to an embodiment includes: a semiconductor substrate; a fin formed on the semiconductor substrate; a gate electrode formed so as to sandwich both side faces of the fin between its opposite portions via a gate insulating film; an extension layer formed on a region of a side face of the fin, the region being on the both sides of the gate electrode, the extension layer having a plane faced to a surface of the semiconductor substrate at an acute angle; and a silicide layer formed on a surface of the plane faced to the surface of the semiconductor substrate at an acute angle.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2007-196183, filed on Jul. 27, 2007, the entire contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
In a fabrication of a fin-type FET (Field Effect Transistor), a technique to form an extension layer by a selective epitaxial growth of a crystal on a surface of a fin so as to reduce parasitic resistance of a source/drain region has been known (for example, disclosed by JP-A 2005-86024).
BRIEF SUMMARY OF THE INVENTION
A semiconductor device according to one embodiment includes: a semiconductor substrate; a fin formed on the semiconductor substrate; a gate electrode formed so as to sandwich both side faces of the fin between its opposite portions via a gate insulating film; an extension layer formed on a region of a side face of the fin, the region being on the both sides of the gate electrode, the extension layer having a plane faced to a surface of the semiconductor substrate at an acute angle; and a silicide layer formed on a surface of the plane faced to the surface of the semiconductor substrate at an acute angle.
A method of fabricating a semiconductor device according to another embodiment includes: forming an insulating film on a semiconductor substrate on which fin is fabricated, so as to cover at least a portion of a side face of the fin; forming a trench having an opening on an upper side thereof in a region of the insulating film by processing the insulating film, the region being adjacent to the fin; forming a gate electrode on the insulating film in which the trench has been formed, so as to sandwich the both sides of the fin between its opposite portions via a gate insulating film; forming an extension layer by epitaxially growing a crystal using a side face of the fin as a base after forming the gate electrode to substantially block off the opening of the trench of the insulating film; lowering the height of the insulating film after forming the extension layer; and forming a silicide layer on a surface of the extension layer after lowering the height of the insulating film.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a perspective view of a semiconductor device according to a first embodiment;
FIG. 2 is a cross sectional view of the semiconductor device according to the first embodiment when a cut surface taken on line II-II of FIG. 1 is viewed in a direction indicated by an arrow in the figure;
FIG. 3 is a cross sectional view of the semiconductor device according to the first embodiment when a cut surface taken on line III-III of FIG. 1 is viewed in a direction indicated by an arrow in the figure;
FIGS. 4A to 4K are perspective views showing processes for fabricating the semiconductor device according to the first embodiment;
FIGS. 5A to 5C are partial cross sectional views showing processes for fabricating the semiconductor device according to the first embodiment;
FIG. 6 is a cross sectional view of a semiconductor device according to a second embodiment;
FIG. 7 is a cross sectional view of the semiconductor device according to the second embodiment;
FIGS. 8A to 8F are cross sectional views showing processes for fabricating a semiconductor device according to a third embodiment; and
FIG. 9 is a cross sectional view of the semiconductor device according to the third embodiment;
 DETAILED DESCRIPTION OF THE INVENTION
In general, in the fabrication of a fin-type FET, a fin of which the side face is {110} plane is formed on a Si substrate of which principal surface is {100} plane, and often SiO2 is used for an insulating film as an element isolation region. In this case, if an extension layer is formed using a normal vapor phase epitaxial growth technique, a surface with a slow crystal growth rate becomes a facet, and thereby generating a gap between this facet of the extension layer and the element isolation region. Therefore, a material of a gate sidewall or the like formed in a posterior process remains in this gap, which becomes an obstacle when siliciding the extension layer. As a result, a surface of the extension layer to be silicided is only an upper surface and it becomes difficult to reduce parasitic resistance of source/drain regions satisfactory. In addition, even under the condition other than the above, the same problem occurs when a facet is formed on an extension layer.
First Embodiment
FIG. 1 is a perspective view of a semiconductor device according to a first embodiment. Furthermore, FIG. 2 is a cross sectional view when a cut surface taken on line II-II of FIG. 1 is viewed in a direction indicated by an arrow in the figure. Furthermore, FIG. 3 is a cross sectional view when a cut surface taken on line III-III of FIG. 1 is viewed in a direction indicated by an arrow in the figure.
A semiconductor device 1 is schematically configured to have a semiconductor substrate 2, a fin 3 formed on the semiconductor substrate 2, an insulating film 5 having a function as an element isolation region, a gate electrode 7 formed so as to sandwich both side faces of the fin 3 (i.e. both sides of faces of the fin 3) between its opposite portions via a gate insulating film 6, a cap layer 4 formed between an upper surface of the fin 3 and the gate electrode 7, an offset spacer 8 formed on a side face of the gate electrode 7, a gate sidewall 10 formed on a side face of the offset spacer 8, an extension layer 9 formed in a region, within the side faces of the fin 3, which is not sandwiched by opposite portions of the gate electrode 7 and opposite portions of the offset spacer 8, a silicide layer 11 formed on surfaces of the fin 3 and the extension layer 9, and a gate silicide layer 12 formed on upper and lower surfaces of the gate electrode 7.
For the semiconductor substrate 2, it is possible to use a Si substrate or the like of which principal surface is a {100} plane. The {100} plane represents a (100) plane and a plane equivalent to the (100) plane.
The fin 3 is, for example, integrally formed with the semiconductor substrate 2 so that the plane direction of the side plane is {110}. A {110} plane represents a (110) plane and a surface equivalent to the (110) plane. Furthermore, the fin 3 includes a source region and a drain region (not shown). A region in the fin 3 surrounded by the gate electrode 7 and sandwiched by the source region and the drain region functions as a channel region.
The insulating film 5 is composed of, for example, an insulating material such as SiO2 or the like. Furthermore, it is preferable that the insulating film 5 has high etching selectivity against the gate sidewall 10.
The gate insulating film 6 is composed of, for example, SiO2, SiN, SiON, or a high-k material (for example, an Hf-based material such as HfSiON, HfSiO or HfO, a Zr-based material such as ZrSiON, ZrSiO or ZrO, and a Y-based material such as Y2O3).
The gate electrode 7 is composed of, for example, polycrystalline silicon containing a conductivity type impurity or polycrystalline silicon germanium containing a conductivity type impurity. As for the conductivity type impurity, a p-type impurity species such as B, BF2 or the like is used for a p-type transistor and an n-type impurity species such as As, P or the like is used for an n-type transistor. Furthermore, the gate electrode 7 may be a metal gate electrode composed of W, Ta, Ti, Hf, Zr, Ru, Pt, Ir, Mo, Al or the like, or a compound thereof. When the metal gate electrode is used, the gate silicide layer 12 is not formed. Furthermore, the gate electrode 7 may be composed of fully silicided gate electrode, which is a kind of the metal gate electrode, formed by completely siliciding the polycrystalline silicon containing a conductivity type impurity or the polycrystalline silicon germanium containing a conductivity type impurity. Furthermore, the gate electrode 7 may have a laminated structure in which the polycrystalline silicon containing a conductivity type impurity or the polycrystalline silicon germanium containing a conductivity type impurity is formed on the metal gate electrode. In this case, it is possible to form the gate silicide layer 12 on the polycrystalline silicon containing a conductivity type impurity or the polycrystalline silicon germanium containing a conductivity type impurity.
Furthermore, there is a gap between the gate electrode 7 and the insulating film 5. It is possible to form the gate silicide layer 12 not only on the upper surface of the gate electrode 7, but also on the lower surface of the gate electrode 7 which faces to this gap. The gate silicide layer 12 is composed of, for example, a compound of a metal such as Ni, Pt, Co, Er, Y, Yb, Ti, Pd, NiPt, CoNi or the like, with Si. Also, it is possible to fully silicide the gate electrode 7 by increasing the thickness of the gate silicide layer 12 on the upper and lower surfaces of the gate electrode 7. Furthermore, an insulating member may be provided in the gap between the gate electrode 7 and the insulating film 5.
The cap layer 4 comprises an insulating material having functions as a mask used for RIE (Reactive Ion Etching) to form the fin 3 and as a stopper used for CMP (Chemical Mechanical Polishing) to planarize the insulating film 5 after the film formation thereof, for example, it is possible to use SiN or the like for the insulating material. It may be configured not to provide the cap layer 4 but to provide the gate insulating film 6 on an upper layer of the fin 3, and to form a channel also on the upper surface of the fin 3.
The offset spacer 8 is composed of, for example, SiO2, SiN or the like.
The gate sidewall 10 is composed of, for example, insulating material such as SiN or the like. Furthermore, it may have a structure of two layer made of multiple types of insulating materials comprising SiN, SiO2, TEOS (Tetraethoxysilane) or the like. Furthermore, it may have a structure of three or more layers.
The extension layer 9 is composed of a Si-based crystal such as Si, SiGe, SiC or the like formed by an epitaxial growth method such as a vapor-phase epitaxial growth method, a solid-phase epitaxial growth method or the like. When using a crystal having a lattice constant different from a Si crystal such as a SiGe crystal, a SiC crystal or the like, it is possible to improve carrier mobility by generating a strain in a channel region (not shown) in the fin 3. A crystal, such as the SiC crystal, having a lattice constant smaller than that of the Si crystal to generate an tensile strain in the channel region is used when the semiconductor device 1 is an n-type transistor, and a crystal, such as the SiGe crystal, having a lattice constant larger than that of the Si crystal to generate a compressive strain in the channel region is used when the semiconductor device 1 is a p-type transistor.
Furthermore, the extension layer 9 has a facet 9 a, formed on the lower side of the extension layer 9, facing to the surface of the semiconductor substrate 2 or the insulating film 5 at an acute angle. And the extension layer 9 has a facet 9 b, formed on the upper side of the extension layer 9, facing to the height direction of the fin 3 and forming an obtuse angle with the surface of the semiconductor substrate 2 or the insulating film 5. Note that, facing to the surface of the semiconductor substrate 2 and the insulating film 5 at an acute angle means that the surface does not face to the height direction of the fin 3 or a direction parallel to the surface of the semiconductor substrate 2, unlike the facet 9 b. The facets 9 a and 9 b are plane, appeared in an epitaxial growth process of a crystal, of which crystal growth rate is slow, for example, they are {111} planes of the crystal which configures the extension layer 9. Note that, the {111} plane represents a (111) plane and a plane equivalent to the (111) plane.
The silicide layer 11 is composed of, for example, a compound of a metal such as Ni, Pt, Co, Er, Y, Yb, Ti, Pd, NiPt, CoNi or the like with Si, and is formed on surfaces of the fin 3 and the extension layer 9 which include the facets 9 a and 9 b.
An example of a method of fabricating a semiconductor device 1 according to this embodiment will be described hereinafter.
FIGS. 4A to 4K are perspective views showing processes for fabricating the semiconductor device according to the first embodiment.
Firstly, as shown in FIG. 4A, after forming a material film of the cap layer 4 on the semiconductor substrate 2, for example, the semiconductor substrate 2 and the material film of the cap layer 4 are patterned by a photolithographic method and RIE, then, the fin 3 having the cap layer 4 on the upper surface thereof is formed.
Next, as shown in FIG. 4B, after depositing the insulating film 5 on the semiconductor substrate 2 higher than the height of the upper surface of the cap layer 4 by a CVD (Chemical Vapor Deposition) method or the like, planarizing treatment such as CMP or the like is applied to this insulating film 5 using the upper surface of the cap layer 4 as a stopper.
Next, as shown in FIG. 4C, the etching is selectively applied to the cap layer 4 and the height of the cap layer 4 is lowered to a predetermined height. For example, when a cap layer comprises a SiN film and an insulating layer comprises a SiO2 film, it is possible to selectively carry out etch back only to the cap layer 4 by wet etching using a hot phosphoric acid. Here, the area of an exposed side face of the insulating film 5 facing to the side face of the cap layer 4 is adjusted by adjusting the height of the cap layer 4.
Next, as shown in FIG. 4D, the insulating film 5 is etched back. For example, when the cap layer comprises a SiN film and an insulating layer comprises a SiO2 film, it is possible to selectively etch back only the insulating film 5 by wet etching using a hydrofluoric acid.
The insulating film 5 etched back has a slant 5 a forming a trench 5 b in a portion from the upper surface of a region adjacent to the fin 3 of the insulating films to a predetermined depth. An angle of this slant 5 a is determined by the area of the exposed side face of the insulating film 5 adjusted in a process to etch back to the cap layer 4 shown in FIG. 4C. This is because the etching progresses also from the exposed side face of the insulating film 5 when etching back the insulating film 5. The greater the exposed side face area of the insulating film 5, the larger the angle of the slant 5 a. Note that, it is preferable that the angle of the slant 5 a is formed so as to match an angle of the facet 9 a of the extension layer 9 which is formed in the posterior process. The slant 5 a is not limited to a linear slant. It is preferable to etch back to the insulating film 5 until the upper surface thereof is positioned below the upper surface of the fin 3 in order to provide an enough size for the trench 5 b.
Furthermore, there is a following method as another method to form a slant 5 a on the insulating film 5. After a process to apply planarizing treatment to the insulating film 5 shown in FIG. 4B. When etching back to the insulating film 5 by the RIE without implementing a process to lower the height of the cap layer 4 shown in FIG. 4C, a trench 5 b is naturally formed in a region adjacent to the fin 3 of the insulating film 5 and it is possible to process the insulating film 5 to be in a shape shown in FIG. 4D.
Next, as shown in FIG. 4E, the gate insulating film 6 is formed on the side face of the exposed fin 3. For example, the gate insulating film 6 is formed by applying oxidation treatment to the side face of the fin 3 in case of using a SiO2 film as a gate insulating film 6, and by applying nitriding treatment or oxynitriding treatment after applying oxidation treatment to the side face of the fin 3 in case of using a SiON film. Furthermore, when using a SiN film, a high-k material film or the like as the gate insulating film 6, after depositing the SiN film, the high-k material film or the like on the whole surface of the semiconductor substrate 2 by the CVD method or the like, the gate insulating film 6 may be formed by removing an unnecessary portion of such film.
Next, as shown in FIG. 4F, a gate electrode 7 having a gate cap layer 14 on the upper surface of thereof is formed and a portion which does not contact with the gate electrode 7 of the gate insulating film 6 is removed.
The formation of the gate electrode 7 and the gate cap layer 14 and the process of the gate insulating film 6 are carried out by, for example, following process. Firstly, a material film of the gate electrode 7 such as a polycrystalline silicon film is deposited on the semiconductor substrate 2 using the CVD method or the like, and is planarized by the CMP or the like. Next, a material film of the gate cap layer 14 such as SiN, SiO2 or the like is deposited on the planarized material film of the gate electrode 7. Next, the gate electrode 7 and the gate cap layer 14 are formed and the gate insulating film 6 is processed by patterning the material film of the gate electrode 7, the material film of the gate cap layer 14 and the gate insulating film 6 using, for example, the photolithographic technique and the RIE method.
Next, as shown in FIG. 4G, the offset spacer 8 is formed on each of the side faces of the gate electrode 7 and the gate cap layer 14.
The formation of the offset spacer 8 is carried out by, for example, following process. Firstly, a material film of the offset spacer 8 is deposited on the semiconductor substrate 2 using the CVD method or the like. Next, the material film of the offset spacer 8 is processed by applying anisotropic etching process, which results in that the offset spacer 8 are formed on each of the side faces of the gate electrode 7 and the gate cap layer 14. At this time, it is possible to form the offset spacer 8 on each of the side faces of the gate electrode 7 and the gate cap layer 14 while completely removing the material film of the offset spacer 8 on the side face of the fin 3 by adjusting the etching condition. Note that a portion, of cap layer 4, which is not surrounded by the gate electrode 7 and the offset spacer B is removed at the same time when processing the offset spacer 8.
Then, conductivity type impurity is implanted to both side faces of the fin 3 by an ion implantation procedure, a plasma doping method or the like at a predetermined angle from a vertical direction using the offset spacer 8 as a mask edge, which results in that an extension region (not shown) of the source/drain region is formed. After that, the conductivity type impurity in the extension region is activated by annealing.
Next, as shown in FIG. 4H, a crystal is grown by an epitaxial growth method using an exposed surface of the fin 3 as a base, which results in that the extension layer 9 is formed. At this time, the facet 9 a of the extension layer 9 substantially matches the slant 5 a of the insulating film 5, and the trench 5 b is embedded by the extension layer 9. Even if the facet 9 a does not completely match the slant 5 a of the insulating film 5, it is acceptable if the extension layer 9 is formed so as to substantially block off an opening on the upper side of the trench 5 b and a material film of the gate sidewall 10 does not substantially enter into the gap. Here, substantially blocking off the opening means to prevent the material film of the gate sidewall 10 from being formed in the gap under the facet 9 a in the posterior process, or to be able to remove easily due to the very small amount even if it is formed, concretely, following cases are considered.
As shown in FIG. 5A, following is an explanation of the case that the height of the top edge of the slant 5 a is different from that of the facet 9 a even though the angle of the slant 5 a and the facet 9 a matches. As shown in FIG. 5A, when the height of the top edge of the slant 5 a is higher than that of the facet 9 a, a material film of the gate sidewall 10 or another unwanted material does not substantially enter into the gap since the facet 9 a contacts with the slant 5 a and any gap is not formed between them. On the other hand, when the height of the top edge of the slant 5 a is lower than that of the facet 9 a, although a gap is generated between an exposed portion of the facet 9 a and the insulating film 5, it is acceptable as long as a material of the gate sidewall 10 does not remain in the gap in the posterior process.
Furthermore, following is an explanation of the case that an angle with respect to the surface of the semiconductor substrate 2 of the slant 5 a is larger than that of the facet 9 a as shown in FIG. 5B. In this case, although the trench 5 b remains between the facet 9 a and the insulating film 5, a material film of the gate sidewall 10 or another unwanted material does not substantially enter into the gap since the top edge of the facet 9 a contacts with the insulating film 5 and the top edge of the trench 5 b is closed, and thereby not remaining the material of the gate sidewall 10 in the trench 5 b in the posterior process. Even if the top edge of the trench 5 b is not completely closed, it is acceptable as long as it is possible to substantially prevent the gate sidewall 10 from entering in the trench 5 b in the posterior process. Furthermore, when the height of the top edge of the slant 5 a is lower than that of the facet 9 a, although a gap is generated between the exposed portion of the facet 9 a and the insulating film 5, it is acceptable as long as the material of the gate sidewall 10 does not remain in the gap in the posterior process.
Furthermore, following is an explanation of the case that an angle with respect to the surface of the semiconductor substrate 2 of the slant 5 a is smaller than that of the facet 9 a as shown in FIG. 5C. In this case, the trench 5 b opened on the upper side thereof remains between the facet 9 a and the insulating film 5 regardless of the height of the top edge of the slant 5 a. However, in this case, it is also acceptable as long as the gap is in a size that the material of the gate sidewall 10 does not substantially enter thereto in the posterior process.
Next, as shown in FIG. 4I, the gate sidewall 10 is formed on the side face of the offset spacer B.
For example, the gate sidewall 10 is formed in the following processes. Firstly, a material film of the gate sidewall 10 is deposited on the semiconductor substrate 2 using the CVD method or the like. Next, the gate sidewall 10 is formed on the side face of the offset spacer 8 by applying anisotropic etching to the material film of the gate sidewall 10. Here, since the facet 9 a of the extension layer 9 is covered by the insulating film 5, the material film of the gate sidewall 10 is not formed under the facet 9 a when processing the material film of the gate sidewall 10, or, even though it is formed slightly, it does not remain since it is possible to remove easily when processing the gate sidewall 10.
Note that, a crystal is grown by an epitaxial growth method using a surface of the extension layer 9 as a base after forming the gate sidewall 10, which results in that the volume of the extension layer 9 may be increased. At this time, a crystal different from the extension layer 9 to be a base may be grown. For example, it is possible to grow a SiGe crystal, a SiC crystal or the like on the surface of the extension layer 9 comprising a Si crystal.
Next, as shown in FIG. 4J, etch back for the insulating film 5 is carried out by wet etching so as to expose the facet 9 a of the extension layer 9. At this time, the insulating film 5 under the gate electrode 7 may be remained, however, it is possible to form a gap under the gate electrode 7 and silicide the lower surface of the gate electrode 7 by removing the insulating film 5. Furthermore, since the etching selectivity of the insulating film 5 and the gate sidewall 10 is large, the gate sidewall 10 is hardly etched when carrying out etch back of the insulating film 5.
Note that, after exposing the facet 9 a by etching back to the insulating film 5, a crystal is grown by an epitaxial growth method using a surface of the extension layer 9 as a base, which results in that the volume of the extension layer 9 may be increased. At this time, a crystal different from the extension layer 9 to be a base may be grown. For example, it is possible to grow a SiGe crystal, a SIC crystal or the like on the surface of the extension layer 9 comprising a Si crystal.
Then, conductivity type impurity is implanted to both side faces of the fin 3 having the extension layer 9 by an ion implantation procedure at a predetermined angle from a vertical direction using the gate sidewall 10 as a mask edge, which results in that a source/drain region (not shown) is formed. After that, the conductivity type impurity in the source/drain region is activated by annealing.
Next, as shown in FIG. 4K, the fin 3 having the extension layer 9 on the surface thereof and the upper and lower surfaces of the gate electrode 7 are silicided to form the silicide layer 11 and the gate silicide layer 12, respectively. Both of the facets 9 a and 9B of the extension layer 9 are silicided.
Here, for example, a metal film composed of Ni or the like is deposited by the CVD, ALD (Atomic Layer Deposition) or the like so as to cover the surface of the fin 3 having the extension layer 9 on the surface thereof and the upper and lower surfaces of the gate electrode 7, and silicidation reaction is generated on an interface between the metal film and the upper surface of the fin 3 having the extension layer 9 on the surface thereof and an interface between the metal film and the upper and lower surfaces of the gate electrode 7 by RTA (Rapid Thermal Annealing) at 400-500° C., which results in that the silicide layer 11 and the gate silicide layer 12 are formed. Note that an unreacted portion of the metal film is removed by etching with a mixed solution of sulfuric acid and hydrogen peroxide solution.
After this, it is possible to physically support the gate electrode 7 by embedding an insulating member in the gap between the gate electrode 7 and the insulating film 5.
According to the first embodiment, it is possible to prevent the material of the gate sidewall 10 from remaining in the gap under the facet 9 a and to perform silicidation of the facet 9 a. As a result, compared with a conventional method in which it is not possible to silicide the facet 9 a, since it is possible to increase a region to be silicided, it is possible to sufficiently reduce parasitic resistance.
Furthermore, it is possible to perform silicidation not only to the upper surface of the gate electrode 7 but also the lower surface by removing the insulating film 5 under the gate electrode 7, forming a gap between the gate electrode 7 and the insulating film 5, and exposing the lower surface of the gate electrode 7. As a result, it is possible to reduce electrical resistance of the gate electrode 7 more effectively.
Furthermore, it is also possible to perform full silicidation of the gate electrode 7 by increasing the thickness of the gate silicide layer 12 on the upper and lower surfaces of the gate electrode 7. In this case, compared with a usual method in which the silicidation reaction progresses only from the upper surface, it is possible to improve uniformity in a depth direction of a composition of the silicide in the gate electrode 7 since the silicidation reaction progresses from the upper and lower surfaces of the gate electrode 7, thus, it is possible to reduce dispersion of threshold voltage of the transistor caused by nonuniformity of the composition.
Furthermore, when an insulating member is embedded in a gap between the gate electrode 7 and the insulating film 5, since the thickness of an insulating film between a gate electrode and a semiconductor substrate with respect to the height of a fin is larger compared with a conventional structure, it is possible to reduce parasitic capacitance between the gate electrode and the semiconductor substrate.
Furthermore, the area of the gate electrode faced to a source/drain contact becomes smaller than that of the conventional structure due to the shape of the gate electrode 7 of this embodiment, thus, it is possible to reduce parasitic capacitance between the gate electrode and the source/drain contact.
Second Embodiment
The semiconductor device 1 according to the second embodiment has a structure in which a strain generating film having a function to generate a strain in a channel region is added to the semiconductor device 1 according to the first embodiment. Note that, as for a configuration of other members, a fabrication process or the like which are same as the first embodiment, the explanation will be omitted to simplify.
FIG. 6 and FIG. 7 are cross sectional views of the semiconductor device according to the second embodiment. The cross sections shown in FIG. 6 and FIG. 7 correspond to the cross sections of the semiconductor device 1 according to the first embodiment shown in FIG. 2 and FIG. 3, respectively.
As shown in FIG. 6 and FIG. 7, a strain generating film 13 is formed on the whole surface of the semiconductor device 1. The strain generating film 13 is also formed in a gap between the gate electrode 7 and the insulating film 5 under the gate electrode 7.
The strain generating film 13 has a function to improve carrier mobility by generating a strain in a channel region (not shown) in the fin 3. It is formed as a film to generate a tensile strain in the channel region when the semiconductor device 1 is an n-type transistor, and formed as a film to generate a compressive strain in the channel region when the semiconductor device 1 is a p-type transistor.
For the strain generating film 13, it is possible to use a SiN film formed by the CVD method or the like. In this case, it is possible to form a film to generate a compressive strain and a film to generate a tensile strain separately by controlling hydrogen concentration in the SiN film.
Furthermore, the strain generating film 13 can be used as an etching stopper when etching an interlayer insulating film (not shown) formed on the strain generating film 13 to form a contact plug (not shown). Furthermore, the strain generating film 13 is formed on the whole surface of the semiconductor device 1 by the CVD method or the like, after carrying out the processes for forming the silicide layer 11 and the gate silicide layer 12 in the same way as the first embodiment as shown in FIGS. 4A to 4K.
According to the second embodiment, a strain is generated in the channel region more effectively by forming the strain generating film 13 also in a gap between the gate electrode 7 and the generating film 5 under the gate electrode 7, which makes it possible to improve carrier mobility.
Third Embodiment
The third embodiment is different from the first embodiment in a method of fabricating the semiconductor device 1. Note that, as for the process same as the first embodiment, the explain will be omitted to simplify.
FIGS. 8A to 8F are cross sectional views showing processes for fabricating a semiconductor device according to a third embodiment. The cross sections shown in FIGS. 8A to 8F correspond to the cross sections of the semiconductor device 1 according to the first embodiment shown in FIG. 2.
Firstly, the process to form the fin 3 having the cap layer 4 on the upper surface thereof shown in FIG. 4A is carried out in the same way as the first embodiment.
Next, as shown in FIG. 5A, the insulating film 5 is deposited on the semiconductor substrate 2 higher than the height of the upper surface of the cap layer 4 by the CVD method or the like.
Next, as shown in FIG. 8B, the insulating film 5 is etched back up to a predetermined height.
Next, as shown in FIG. 8C, a region adjacent to the fin 3 of the insulating film 5 is selectively etched by, for example, the photolithographic method and the RIE, which results in that the trench 5 b having an opening on the upper side thereof is formed.
The trench 5 b in the insulating film 5 in a cross sectional view has a rectangular shape in FIG. 8C. However, other shapes may be available.
Following this, a process to form the gate insulating film 6 shown in FIG. 4E, a process to form the gate electrode 7 and to remove a portion which does not contact with the gate electrode 7 of the gate insulating film 6 shown in FIG. 4F, a process to form the offset spacer 8 and a process to form an extension region of the source/drain region shown in FIG. 4G, are carried out in the same way as the first embodiment.
Next, as shown in FIG. 8D, a crystal is grown by the epitaxial growth method using the exposed surface of the fin 3 as a base, which results in the formation of the extension layer 9. At this time, a top edge of the extension layer 9 (in case that the cross section is a triangle and the base of the triangle contacts with the side face of the fin 3 as shown in FIG. 8D, a vertex thereof) in a growth direction of the extension layer 9 grown from the side face of the fin 3 contacts with the side face of the trench 5 b and the opening of the trench 5 b is blocked off. Note that, the extension layer 9 does not necessarily contact with the side face of the trench 5 b if the material film of the gate sidewall 10 does not substantially enter into the gap under the facet 9 a in the posterior process.
Following this, a process to form the gate sidewall 10 shown in FIG. 4I is carried out in the same way as the first embodiment.
Next, as shown in FIG. 8E, the facet 9 a of the extension layer 9 is exposed by etching back a region, of the insulating film 5, where the trench 5 b is not formed.
Following this, a process to form the source/drain region is carried out in the same way as the first embodiment.
Next, as shown in FIG. 8F, the silicide layer 11 and the gate silicide layer 12 are formed respectively by siliciding the fin 3 having the extension layer 9 on the front surface thereof and the upper and lower surfaces of the gate electrode 7. Both of the facets 9 a and 9 b of the extension layer 9 are silicided. FIG. 9 is a cross sectional view showing a cross section corresponding to the cross section shown in FIG. 3.
After this, it is possible to embed an insulating member to physically support the gate electrode 7 and the strain generating film 13 according to the second embodiment in the gap between the gate electrode 7 and the insulating film 5.
According to the third embodiment, the material of the gate sidewall 10 is prevented from remaining in the gap under the facet 9 a by using a method different from the first embodiment, which makes it possible to silicide the facet 9 a.
Other Embodiments
It should be noted that the present invention is not intended to be limited to the above-mentioned first to third embodiments, and the various kinds of changes thereof can be implemented by those skilled in the art without departing from the gist of the invention.
For example, in each of the above-mentioned first to third embodiments, although the extension layer 9 has the facets 9 a and 9 b and is in a shape of which cross section is a triangle, it is not limited to such shape in fact. For example, the extension layer 9 may has the facets 9 a and 9 b, and a surface parallel to the side face of the fin 3 and be in a shape of which cross section is a trapezoid.

Claims (5)

1. A semiconductor device, comprising:
a semiconductor substrate;
a fin formed on the semiconductor substrate;
a gate electrode formed so as to sandwich both side faces of the fin between its opposite portions via a gate insulating film;
an extension layer formed on a region of a side face of the fin, the region being on the both sides of the gate electrode, the extension layer having a plane faced to a surface of the semiconductor substrate at an acute angle;
a silicide layer formed on a surface of the plane faced to the surface of the semiconductor substrate at an acute angle; and
a gate silicide layer on upper and lower surfaces of the gate electrode.
2. A semiconductor device according to claim 1, wherein a strain generating film to generate a strain in a region of the fin is formed under the gate electrode, the region being sandwiched by opposite portions of the gate electrode.
3. A semiconductor device according to claim 1, wherein the extension layer comprises a Si-based crystal.
4. A semiconductor device according to claim 1, wherein the plane faced to the surface of the semiconductor substrate at an acute angle is a facet of which plane direction is {111}.
5. A semiconductor device according to claim 1, wherein the extension layer has a plane facing to a height direction of the fin and forming an obtuse angle with a surface of the semiconductor substrate.
US12/179,995 2007-07-27 2008-07-25 Semiconductor device with fin and silicide structure Active 2028-09-17 US7915693B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007196183A JP2009032955A (en) 2007-07-27 2007-07-27 Semiconductor device and method for manufacturing the same
JP2007-196183 2007-07-27

Publications (2)

Publication Number Publication Date
US20090026505A1 US20090026505A1 (en) 2009-01-29
US7915693B2 true US7915693B2 (en) 2011-03-29

Family

ID=40294478

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/179,995 Active 2028-09-17 US7915693B2 (en) 2007-07-27 2008-07-25 Semiconductor device with fin and silicide structure

Country Status (2)

Country Link
US (1) US7915693B2 (en)
JP (1) JP2009032955A (en)

Cited By (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110073952A1 (en) * 2009-09-29 2011-03-31 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling the Shape of Source/Drain Regions in FinFETs
US20110193175A1 (en) * 2010-02-09 2011-08-11 Taiwan Semiconductor Manufacturing Co., Ltd. Lower parasitic capacitance finfet
US20110227162A1 (en) * 2010-03-17 2011-09-22 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making a finfet, and finfet formed by the method
US20120086053A1 (en) * 2010-10-08 2012-04-12 Taiwan Semiconductor Manufacturing Company, Ltd. Transistor having notched fin structure and method of making the same
US20120199888A1 (en) * 2011-02-09 2012-08-09 United Microelectronics Corporation Fin field-effect transistor structure
US20120282743A1 (en) * 2009-12-04 2012-11-08 Kabushiki Kaisha Toshiba Semiconductor device manufacturing method
US20120280250A1 (en) * 2011-05-04 2012-11-08 Globalfoundries Inc. Spacer as hard mask scheme for in-situ doping in cmos finfets
US20130234204A1 (en) * 2012-03-06 2013-09-12 Samsung Electronics Co., Ltd. Fin field effect transistors including multiple lattice constants and methods of fabricating the same
US20130270612A1 (en) * 2012-04-16 2013-10-17 Chin-Cheng Chien Non-Planar FET and Manufacturing Method Thereof
US8729607B2 (en) 2012-08-27 2014-05-20 Kabushiki Kaisha Toshiba Needle-shaped profile finFET device
US8859379B2 (en) 2013-03-15 2014-10-14 International Business Machines Corporation Stress enhanced finFET devices
US20140308782A1 (en) * 2013-04-15 2014-10-16 International Business Machines Corporation Self-limiting selective epitaxy process for preventing merger of semiconductor fins
CN104347425A (en) * 2013-08-01 2015-02-11 三星电子株式会社 Semiconductor device and method for fabricating the same
US20150060772A1 (en) * 2013-08-29 2015-03-05 Kabushiki Kaisha Toshiba Semiconductor device
US9024364B2 (en) 2012-03-12 2015-05-05 Kabushiki Kaisha Toshiba Fin-FET with mechanical stress of the fin perpendicular to the substrate direction
US9034741B2 (en) 2013-05-31 2015-05-19 International Business Machines Corporation Halo region formation by epitaxial growth
US9087723B2 (en) 2012-02-27 2015-07-21 Samsung Electronics Co., Ltd. Field effect transistor and method of fabricating the same
US9130058B2 (en) 2010-07-26 2015-09-08 Taiwan Semiconductor Manufacturing Company, Ltd. Forming crown active regions for FinFETs
US9147765B2 (en) 2012-01-19 2015-09-29 Globalfoundries Inc. FinFET semiconductor devices with improved source/drain resistance and methods of making same
US9269813B2 (en) 2013-01-02 2016-02-23 Samsung Electronics Co., Ltd. Field effect transistor
US20160056244A1 (en) * 2013-06-28 2016-02-25 Intel Corporation NANOSTRUCTURES AND NANOFEATURES WITH Si (111) PLANES ON Si (100) WAFERS FOR III-N EPITAXY
US9299811B2 (en) 2013-11-27 2016-03-29 Samsung Electronics Co., Ltd. Methods of fabricating semiconductor devices
US9324656B1 (en) * 2015-03-09 2016-04-26 Globalfoundries Inc. Methods of forming contacts on semiconductor devices and the resulting devices
US9337031B2 (en) 2014-01-28 2016-05-10 Samsung Electronics Co., Ltd. Semiconductor devices and methods of manufacturing the same
US20160163739A1 (en) * 2012-10-01 2016-06-09 Globalfoundries Inc. Multi-gate field effect transistor (fet) including isolated fin body
US20160276483A1 (en) * 2015-03-05 2016-09-22 International Business Machines Corporation Formation of finfet junction
US20160343707A1 (en) * 2015-05-21 2016-11-24 Samsung Electronics Co., Ltd. Semiconductor devices having fins
US20160372596A1 (en) * 2015-06-16 2016-12-22 International Business Machines Corporation LOW PARASITIC CAPACITANCE AND RESISTANCE finFET DEVICE
US9577099B2 (en) * 2015-03-09 2017-02-21 Globalfoundries Inc. Diamond shaped source drain epitaxy with underlying buffer layer
US9680020B2 (en) 2015-07-09 2017-06-13 Globalfoundries Inc. Increased contact area for FinFETs
US9735164B2 (en) * 2015-10-15 2017-08-15 Globalfoundries Singapore Pte. Ltd. Low power embedded one-time programmable (OTP) structures
US9773908B2 (en) 2015-04-27 2017-09-26 Samsung Electronics Co., Ltd. Semiconductor devices including fin bodies with varied epitaxial layers
US9812453B1 (en) * 2017-02-13 2017-11-07 Globalfoundries Inc. Self-aligned sacrificial epitaxial capping for trench silicide
US9837440B2 (en) 2014-02-07 2017-12-05 International Business Machines Corporation FinFET device with abrupt junctions
US9859387B2 (en) 2015-04-06 2018-01-02 Samsung Electronics Co., Ltd. Semiconductor device having contact plugs
US9953885B2 (en) 2009-10-27 2018-04-24 Taiwan Semiconductor Manufacturing Company, Ltd. STI shape near fin bottom of Si fin in bulk FinFET
US10056486B2 (en) * 2016-03-24 2018-08-21 Globalfoundries Inc. Methods for fin thinning providing improved SCE and S/D EPI growth
US10074717B2 (en) 2015-04-14 2018-09-11 Samsung Electronics Co., Ltd. Semiconductor devices and methods of manufacturing the same
US10084085B2 (en) 2015-06-11 2018-09-25 Taiwan Semiconductor Manufacturing Co., Ltd. Fin field effect transistor (FinFET) device structure with stop layer and method for forming the same
US10164030B2 (en) 2014-09-23 2018-12-25 Samsung Electronics Co., Ltd. Semiconductor device and method of fabricating the same
US10283613B2 (en) * 2011-11-04 2019-05-07 Taiwan Semiconductor Manufacturing Company, Ltd. 3D capacitor and method of manufacturing same
US10319841B2 (en) 2017-08-22 2019-06-11 Samsung Electronics Co., Ltd. Integrated circuit device including asymmetrical fin field-effect transistor
US10424634B1 (en) 2018-03-09 2019-09-24 Toshiba Memory Corporation Semiconductor device

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8110466B2 (en) 2009-10-27 2012-02-07 Taiwan Semiconductor Manufacturing Company, Ltd. Cross OD FinFET patterning
JP5452211B2 (en) * 2009-12-21 2014-03-26 ルネサスエレクトロニクス株式会社 Semiconductor device and method for manufacturing semiconductor device
US8263451B2 (en) * 2010-02-26 2012-09-11 Taiwan Semiconductor Manufacturing Company, Ltd. Epitaxy profile engineering for FinFETs
US8937353B2 (en) * 2010-03-01 2015-01-20 Taiwan Semiconductor Manufacturing Co., Ltd. Dual epitaxial process for a finFET device
US8362574B2 (en) 2010-06-04 2013-01-29 Kabushiki Kaisha Toshiba Faceted EPI shape and half-wrap around silicide in S/D merged FinFET
JP5713837B2 (en) 2011-08-10 2015-05-07 株式会社東芝 Manufacturing method of semiconductor device
JP2013045901A (en) * 2011-08-24 2013-03-04 Toshiba Corp Semiconductor device and method of manufacturing semiconductor device
US8841701B2 (en) * 2011-08-30 2014-09-23 Taiwan Semiconductor Manufacturing Company, Ltd. FinFET device having a channel defined in a diamond-like shape semiconductor structure
CN106847875B (en) * 2011-12-23 2021-04-20 索尼公司 Non-planar gate fully-enclosed device and method of making same
JP2013197342A (en) * 2012-03-21 2013-09-30 Toshiba Corp Semiconductor device and semiconductor device manufacturing method
US9105654B2 (en) * 2012-03-21 2015-08-11 Taiwan Semiconductor Manufacturing Company, Ltd. Source/drain profile for FinFET
US8987835B2 (en) 2012-03-27 2015-03-24 Taiwan Semiconductor Manufacturing Company, Ltd. FinFET with a buried semiconductor material between two fins
US8912606B2 (en) * 2012-04-24 2014-12-16 Globalfoundries Inc. Integrated circuits having protruding source and drain regions and methods for forming integrated circuits
US8946029B2 (en) 2012-11-12 2015-02-03 GlobalFoundries, Inc. Methods of manufacturing integrated circuits having FinFET structures with epitaxially formed source/drain regions
US9391181B2 (en) * 2012-12-21 2016-07-12 Intel Corporation Lattice mismatched hetero-epitaxial film
KR102049774B1 (en) 2013-01-24 2019-11-28 삼성전자 주식회사 Semiconductor device and fabricated method thereof
US8921191B2 (en) * 2013-02-05 2014-12-30 GlobalFoundries, Inc. Integrated circuits including FINFET devices with lower contact resistance and reduced parasitic capacitance and methods for fabricating the same
US20140273365A1 (en) * 2013-03-13 2014-09-18 Globalfoundries Inc. Methods of forming contacts to source/drain regions of finfet devices by forming a region that includes a schottky barrier lowering material
US9117842B2 (en) 2013-03-13 2015-08-25 Globalfoundries Inc. Methods of forming contacts to source/drain regions of FinFET devices
US9159834B2 (en) * 2013-03-14 2015-10-13 International Business Machines Corporation Faceted semiconductor nanowire
US8796093B1 (en) * 2013-03-14 2014-08-05 International Business Machines Corporation Doping of FinFET structures
US8912063B2 (en) 2013-03-14 2014-12-16 Samsung Electronics Co., Ltd. Semiconductor device having blocking pattern and method for fabricating the same
US8952420B1 (en) 2013-07-29 2015-02-10 Stmicroelectronics, Inc. Method to induce strain in 3-D microfabricated structures
US9214556B2 (en) 2013-08-09 2015-12-15 Taiwan Semiconductor Manufacturing Company, Ltd. Self-aligned dual-metal silicide and germanide formation
US9099559B2 (en) 2013-09-16 2015-08-04 Stmicroelectronics, Inc. Method to induce strain in finFET channels from an adjacent region
US9368626B2 (en) * 2013-12-04 2016-06-14 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device with strained layer
US9711645B2 (en) * 2013-12-26 2017-07-18 International Business Machines Corporation Method and structure for multigate FinFET device epi-extension junction control by hydrogen treatment
US10134759B2 (en) * 2014-02-18 2018-11-20 Stmicroelectronics, Inc. Semiconductor device including groups of nanowires of different semiconductor materials and related methods
US9425310B2 (en) 2014-03-04 2016-08-23 Taiwan Semiconductor Manufacturing Co., Ltd. Methods for forming wrap around contact
KR102236560B1 (en) * 2014-03-26 2021-04-06 삼성전자주식회사 Semiconductor device and method for fabricating the same
US9431537B2 (en) 2014-03-26 2016-08-30 Samsung Electronics Co., Ltd. Semiconductor devices and methods of fabricating the same
US9490174B2 (en) * 2014-05-16 2016-11-08 Globalfoundries Inc. Fabricating raised fins using ancillary fin structures
US9941406B2 (en) 2014-08-05 2018-04-10 Taiwan Semiconductor Manufacturing Company, Ltd. FinFETs with source/drain cladding
US9312274B1 (en) 2014-10-15 2016-04-12 Globalfoundries Inc. Merged fin structures for finFET devices
US9431534B2 (en) * 2014-12-02 2016-08-30 Globalfoundries Inc. Asymmetric field effect transistor cap layer
US9660059B2 (en) * 2014-12-12 2017-05-23 International Business Machines Corporation Fin replacement in a field-effect transistor
US9548361B1 (en) * 2015-06-30 2017-01-17 Stmicroelectronics, Inc. Method of using a sacrificial gate structure to make a metal gate FinFET transistor
US10062577B1 (en) * 2017-07-11 2018-08-28 United Microelectronics Corp. Method of fabricating III-V fin structures and semiconductor device with III-V fin structures
US10522680B2 (en) * 2017-08-31 2019-12-31 Taiwan Semiconductor Manufacturing Co., Ltd. Finfet semiconductor device structure with capped source drain structures
KR102403031B1 (en) * 2017-10-19 2022-05-27 삼성전자주식회사 Semiconductor devices
US10861969B2 (en) 2018-07-16 2020-12-08 Taiwan Semiconductor Manufacturing Co., Ltd. Method of forming FinFET structure with reduced Fin buckling
US10944009B2 (en) 2018-10-31 2021-03-09 Taiwan Semiconductor Manufacturing Co., Ltd. Methods of fabricating a FinFET device with wrap-around silicide source/drain structure
US11270908B2 (en) * 2020-04-22 2022-03-08 Nanya Technology Corporation Semiconductor die structure with air gaps and method for preparing the same

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005086024A (en) 2003-09-09 2005-03-31 Toshiba Corp Semiconductor device and method for manufacturing same
JP2005294789A (en) 2004-03-10 2005-10-20 Toshiba Corp Semiconductor device and its manufacturing method
JP2007035957A (en) 2005-07-27 2007-02-08 Toshiba Corp Semiconductor device and its manufacturing method
JP2007073831A (en) 2005-09-08 2007-03-22 Toshiba Corp Manufacturing method of semiconductor device
US20070075372A1 (en) * 2003-10-20 2007-04-05 Nec Corporation Semiconductor device and manufacturing process therefor
US20070241399A1 (en) * 2006-02-15 2007-10-18 Toshifumi Irisawa Semiconductor device and method of fabricating the same
US20070257296A1 (en) 2006-05-01 2007-11-08 Kiyotaka Miyano Semiconductor device and method for manufacturing the same
US20080003755A1 (en) * 2006-06-30 2008-01-03 Uday Shah Sacrificial oxide layer which enables spacer over-etch in tri-gate architectures
US20080121998A1 (en) * 2006-09-15 2008-05-29 Kavalieros Jack T Apparatus and method for selectively recessing spacers on multi-gate devices
US7425500B2 (en) * 2006-03-31 2008-09-16 Intel Corporation Uniform silicide metal on epitaxially grown source and drain regions of three-dimensional transistors
US7569489B2 (en) * 2006-04-28 2009-08-04 International Business Machines Corporation High performance 3D FET structures, and methods for forming the same using preferential crystallographic etching

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005086024A (en) 2003-09-09 2005-03-31 Toshiba Corp Semiconductor device and method for manufacturing same
US20060166456A1 (en) 2003-09-09 2006-07-27 Makoto Fujiwara Semiconductor device and manufacturing method thereof
US7129550B2 (en) 2003-09-09 2006-10-31 Kabushiki Kaisha Toshiba Fin-shaped semiconductor device
US20070075372A1 (en) * 2003-10-20 2007-04-05 Nec Corporation Semiconductor device and manufacturing process therefor
JP2005294789A (en) 2004-03-10 2005-10-20 Toshiba Corp Semiconductor device and its manufacturing method
US7314787B2 (en) 2004-03-10 2008-01-01 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device
JP2007035957A (en) 2005-07-27 2007-02-08 Toshiba Corp Semiconductor device and its manufacturing method
US20070045736A1 (en) 2005-07-27 2007-03-01 Atsushi Yagishita FinFET and method for manufacturing the same
US7214576B1 (en) 2005-09-08 2007-05-08 Kabushiki Kaisha Toshiba Manufacturing method of semiconductor device
JP2007073831A (en) 2005-09-08 2007-03-22 Toshiba Corp Manufacturing method of semiconductor device
US20070241399A1 (en) * 2006-02-15 2007-10-18 Toshifumi Irisawa Semiconductor device and method of fabricating the same
US7425500B2 (en) * 2006-03-31 2008-09-16 Intel Corporation Uniform silicide metal on epitaxially grown source and drain regions of three-dimensional transistors
US7569489B2 (en) * 2006-04-28 2009-08-04 International Business Machines Corporation High performance 3D FET structures, and methods for forming the same using preferential crystallographic etching
US20070257296A1 (en) 2006-05-01 2007-11-08 Kiyotaka Miyano Semiconductor device and method for manufacturing the same
US20080003755A1 (en) * 2006-06-30 2008-01-03 Uday Shah Sacrificial oxide layer which enables spacer over-etch in tri-gate architectures
US20080121998A1 (en) * 2006-09-15 2008-05-29 Kavalieros Jack T Apparatus and method for selectively recessing spacers on multi-gate devices

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
A. Kaneko, et al., "Sidewall Transfer and Selective Gate Sidewall Spacer Formation Technology for Sub-15nm FinFET with Elevated Source/Drain Extension", IEEE, 2005, 4 pages.
Jakub Kedzierski, et al., "Extension and Source/Drain Design for High-Performance FinFET Devices", IEEE Transactions on Electron Devices, vol. 50, No. 4, Apr. 2003, pp. 952-958.
T. Kanemura, et al., "Improvement of Drive Current in Bulk-FinFET using Full 3D Process/Device Simulations", IEEE, SISPAD, 2006, pp. 131-134, 2006.

Cited By (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150137183A1 (en) * 2009-09-29 2015-05-21 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling the Shape of Source/Drain Regions in FinFETs
US8975144B2 (en) 2009-09-29 2015-03-10 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling the shape of source/drain regions in FinFETs
US9515187B2 (en) * 2009-09-29 2016-12-06 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling the shape of source/drain regions in FinFETs
US20110073952A1 (en) * 2009-09-29 2011-03-31 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling the Shape of Source/Drain Regions in FinFETs
US8362575B2 (en) * 2009-09-29 2013-01-29 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling the shape of source/drain regions in FinFETs
US9953885B2 (en) 2009-10-27 2018-04-24 Taiwan Semiconductor Manufacturing Company, Ltd. STI shape near fin bottom of Si fin in bulk FinFET
US20120282743A1 (en) * 2009-12-04 2012-11-08 Kabushiki Kaisha Toshiba Semiconductor device manufacturing method
US8492219B2 (en) * 2009-12-04 2013-07-23 Kabushiki Kaisha Toshiba Semiconductor device manufacturing method
US8362572B2 (en) * 2010-02-09 2013-01-29 Taiwan Semiconductor Manufacturing Co., Ltd. Lower parasitic capacitance FinFET
US20130109152A1 (en) * 2010-02-09 2013-05-02 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making lower parasitic capacitance finfet
US8697539B2 (en) * 2010-02-09 2014-04-15 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making lower parasitic capacitance FinFET
US20110193175A1 (en) * 2010-02-09 2011-08-11 Taiwan Semiconductor Manufacturing Co., Ltd. Lower parasitic capacitance finfet
US10515856B2 (en) 2010-03-17 2019-12-24 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making a FinFET, and FinFET formed by the method
US20110227162A1 (en) * 2010-03-17 2011-09-22 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making a finfet, and finfet formed by the method
US9312179B2 (en) 2010-03-17 2016-04-12 Taiwan-Semiconductor Manufacturing Co., Ltd. Method of making a finFET, and finFET formed by the method
US10224245B2 (en) 2010-03-17 2019-03-05 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making a finFET, and finFET formed by the method
US9130058B2 (en) 2010-07-26 2015-09-08 Taiwan Semiconductor Manufacturing Company, Ltd. Forming crown active regions for FinFETs
US9543210B2 (en) 2010-07-26 2017-01-10 Taiwan Semiconductor Manufacturing Company, Ltd. Forming crown active regions for FinFETs
US8759943B2 (en) * 2010-10-08 2014-06-24 Taiwan Semiconductor Manufacturing Company, Ltd. Transistor having notched fin structure and method of making the same
US20120086053A1 (en) * 2010-10-08 2012-04-12 Taiwan Semiconductor Manufacturing Company, Ltd. Transistor having notched fin structure and method of making the same
US20120199888A1 (en) * 2011-02-09 2012-08-09 United Microelectronics Corporation Fin field-effect transistor structure
US8420464B2 (en) * 2011-05-04 2013-04-16 International Business Machines Corporation Spacer as hard mask scheme for in-situ doping in CMOS finFETs
US20120280250A1 (en) * 2011-05-04 2012-11-08 Globalfoundries Inc. Spacer as hard mask scheme for in-situ doping in cmos finfets
US11837646B2 (en) 2011-11-04 2023-12-05 Taiwan Semiconductor Manufacturing Company, Ltd. 3D capacitor and method of manufacturing same
US12040379B2 (en) 2011-11-04 2024-07-16 Taiwan Semiconductor Manufacturing Company, Ltd. 3D capacitor and method of manufacturing same
US11075278B2 (en) 2011-11-04 2021-07-27 Taiwan Semiconductor Manufacturing Company, Ltd. 3D capacitor based on fin structure having low-resistance surface and method of manufacturing same
US10283613B2 (en) * 2011-11-04 2019-05-07 Taiwan Semiconductor Manufacturing Company, Ltd. 3D capacitor and method of manufacturing same
US9147765B2 (en) 2012-01-19 2015-09-29 Globalfoundries Inc. FinFET semiconductor devices with improved source/drain resistance and methods of making same
US9087723B2 (en) 2012-02-27 2015-07-21 Samsung Electronics Co., Ltd. Field effect transistor and method of fabricating the same
US20130234204A1 (en) * 2012-03-06 2013-09-12 Samsung Electronics Co., Ltd. Fin field effect transistors including multiple lattice constants and methods of fabricating the same
US8941155B2 (en) * 2012-03-06 2015-01-27 Samsung Electronics Co., Ltd. Fin field effect transistors including multiple lattice constants and methods of fabricating the same
US9252274B2 (en) 2012-03-06 2016-02-02 Samsung Electronics Co., Ltd. Fin field effect transistors including multiple lattice constants and methods of fabricating the same
US9024364B2 (en) 2012-03-12 2015-05-05 Kabushiki Kaisha Toshiba Fin-FET with mechanical stress of the fin perpendicular to the substrate direction
US9252277B2 (en) 2012-03-12 2016-02-02 Kabushiki Kaisha Toshiba Semiconductor device
US9559189B2 (en) * 2012-04-16 2017-01-31 United Microelectronics Corp. Non-planar FET
US20130270612A1 (en) * 2012-04-16 2013-10-17 Chin-Cheng Chien Non-Planar FET and Manufacturing Method Thereof
US9923095B2 (en) 2012-04-16 2018-03-20 United Microelectronics Corp. Manufacturing method of non-planar FET
US8729607B2 (en) 2012-08-27 2014-05-20 Kabushiki Kaisha Toshiba Needle-shaped profile finFET device
US20160163739A1 (en) * 2012-10-01 2016-06-09 Globalfoundries Inc. Multi-gate field effect transistor (fet) including isolated fin body
US9954002B2 (en) * 2012-10-01 2018-04-24 Globalfoundries Inc. Multi-gate field effect transistor (FET) including isolated FIN body
US9269813B2 (en) 2013-01-02 2016-02-23 Samsung Electronics Co., Ltd. Field effect transistor
US8859379B2 (en) 2013-03-15 2014-10-14 International Business Machines Corporation Stress enhanced finFET devices
US8987837B2 (en) 2013-03-15 2015-03-24 International Business Machines Corporation Stress enhanced finFET devices
US20140308782A1 (en) * 2013-04-15 2014-10-16 International Business Machines Corporation Self-limiting selective epitaxy process for preventing merger of semiconductor fins
US9752251B2 (en) * 2013-04-15 2017-09-05 International Business Machines Corporation Self-limiting selective epitaxy process for preventing merger of semiconductor fins
US9034741B2 (en) 2013-05-31 2015-05-19 International Business Machines Corporation Halo region formation by epitaxial growth
US20160056244A1 (en) * 2013-06-28 2016-02-25 Intel Corporation NANOSTRUCTURES AND NANOFEATURES WITH Si (111) PLANES ON Si (100) WAFERS FOR III-N EPITAXY
US10388791B2 (en) * 2013-08-01 2019-08-20 Samsung Electronics Co., Ltd. Semiconductor device with adjacent source/drain regions connected by a semiconductor bridge, and method for fabricating the same
US9595611B2 (en) 2013-08-01 2017-03-14 Samsung Electronics Co., Ltd. FinFET with a single contact to multiple fins bridged together to form a source/drain region of the transistor
US10727348B2 (en) * 2013-08-01 2020-07-28 Samsung Electronics Co., Ltd. Semiconductor device with adjacent source/drain regions connected by a semiconductor bridge, and method for fabricating the same
CN104347425A (en) * 2013-08-01 2015-02-11 三星电子株式会社 Semiconductor device and method for fabricating the same
US9209286B2 (en) * 2013-08-29 2015-12-08 Kabushiki Kaisha Toshiba Semiconductor device
US20150060772A1 (en) * 2013-08-29 2015-03-05 Kabushiki Kaisha Toshiba Semiconductor device
US9299811B2 (en) 2013-11-27 2016-03-29 Samsung Electronics Co., Ltd. Methods of fabricating semiconductor devices
US9337031B2 (en) 2014-01-28 2016-05-10 Samsung Electronics Co., Ltd. Semiconductor devices and methods of manufacturing the same
US9728645B2 (en) 2014-01-28 2017-08-08 Samsung Electronics Co., Ltd. Semiconductor devices
US9978775B2 (en) 2014-02-07 2018-05-22 International Business Machines Corporation FinFET device with abrupt junctions
US9837440B2 (en) 2014-02-07 2017-12-05 International Business Machines Corporation FinFET device with abrupt junctions
US10170499B2 (en) 2014-02-07 2019-01-01 International Business Machines Corporation FinFET device with abrupt junctions
US10164030B2 (en) 2014-09-23 2018-12-25 Samsung Electronics Co., Ltd. Semiconductor device and method of fabricating the same
US10658513B2 (en) 2015-03-05 2020-05-19 International Business Machines Corporation Formation of FinFET junction
US9865737B2 (en) * 2015-03-05 2018-01-09 International Business Machines Corporation Formation of FinFET junction
US20160276483A1 (en) * 2015-03-05 2016-09-22 International Business Machines Corporation Formation of finfet junction
US10236384B2 (en) 2015-03-05 2019-03-19 International Business Machines Corporation Formation of FinFET junction
US9577099B2 (en) * 2015-03-09 2017-02-21 Globalfoundries Inc. Diamond shaped source drain epitaxy with underlying buffer layer
US9478662B2 (en) 2015-03-09 2016-10-25 Globalfoundries Inc. Gate and source/drain contact structures for a semiconductor device
US9324656B1 (en) * 2015-03-09 2016-04-26 Globalfoundries Inc. Methods of forming contacts on semiconductor devices and the resulting devices
US9859387B2 (en) 2015-04-06 2018-01-02 Samsung Electronics Co., Ltd. Semiconductor device having contact plugs
US10074717B2 (en) 2015-04-14 2018-09-11 Samsung Electronics Co., Ltd. Semiconductor devices and methods of manufacturing the same
US11515390B2 (en) 2015-04-14 2022-11-29 Samsung Electronics Co., Ltd. Semiconductor devices
US11610966B2 (en) 2015-04-14 2023-03-21 Samsung Electronics Co., Ltd. Semiconductor devices
US10622444B2 (en) 2015-04-14 2020-04-14 Samsung Electronics Co., Ltd. FinFET semiconductor device with a dummy gate, first gate spacer and second gate spacer
US9773908B2 (en) 2015-04-27 2017-09-26 Samsung Electronics Co., Ltd. Semiconductor devices including fin bodies with varied epitaxial layers
US9899379B2 (en) * 2015-05-21 2018-02-20 Samsung Electronics Co., Ltd. Semiconductor devices having fins
US20160343707A1 (en) * 2015-05-21 2016-11-24 Samsung Electronics Co., Ltd. Semiconductor devices having fins
KR20160136824A (en) * 2015-05-21 2016-11-30 삼성전자주식회사 Semiconductor device
US10084085B2 (en) 2015-06-11 2018-09-25 Taiwan Semiconductor Manufacturing Co., Ltd. Fin field effect transistor (FinFET) device structure with stop layer and method for forming the same
US10763362B2 (en) 2015-06-11 2020-09-01 Taiwan Semiconductor Manufacturing Co., Ltd. Fin field effect transistor (FinFET) device structure with stop layer and method for forming the same
US11594634B2 (en) 2015-06-11 2023-02-28 Taiwan Semiconductor Manufacturing Co., Ltd. Fin field effect transistor (FinFET) device structure with stop layer and method for forming the same
US20160372596A1 (en) * 2015-06-16 2016-12-22 International Business Machines Corporation LOW PARASITIC CAPACITANCE AND RESISTANCE finFET DEVICE
US10930780B2 (en) 2015-06-16 2021-02-23 International Business Machines Corporation Low parasitic capacitance and resistance finFET device
US10374088B2 (en) * 2015-06-16 2019-08-06 International Business Machines Corporation Low parasitic capacitance and resistance finFET device
US9680020B2 (en) 2015-07-09 2017-06-13 Globalfoundries Inc. Increased contact area for FinFETs
US9899525B2 (en) 2015-07-09 2018-02-20 Globalfoundries Inc. Increased contact area for finFETs
US10381356B2 (en) 2015-10-15 2019-08-13 Globalfoundries Singapore Pte. Ltd. Low power embedded one-time programmable (OTP) structures
US9735164B2 (en) * 2015-10-15 2017-08-15 Globalfoundries Singapore Pte. Ltd. Low power embedded one-time programmable (OTP) structures
US10056486B2 (en) * 2016-03-24 2018-08-21 Globalfoundries Inc. Methods for fin thinning providing improved SCE and S/D EPI growth
US10741556B2 (en) 2017-02-13 2020-08-11 Globalfoundries Inc. Self-aligned sacrificial epitaxial capping for trench silicide
US9812453B1 (en) * 2017-02-13 2017-11-07 Globalfoundries Inc. Self-aligned sacrificial epitaxial capping for trench silicide
US10573729B2 (en) 2017-08-22 2020-02-25 Samsung Electronics Co., Ltd. Integrated circuit device including asymmetrical fin field-effect transistor
US10319841B2 (en) 2017-08-22 2019-06-11 Samsung Electronics Co., Ltd. Integrated circuit device including asymmetrical fin field-effect transistor
US10424634B1 (en) 2018-03-09 2019-09-24 Toshiba Memory Corporation Semiconductor device

Also Published As

Publication number Publication date
JP2009032955A (en) 2009-02-12
US20090026505A1 (en) 2009-01-29

Similar Documents

Publication Publication Date Title
US7915693B2 (en) Semiconductor device with fin and silicide structure
US11031297B2 (en) Multiple gate length vertical field-effect-transistors
CN110957275B (en) Integrated circuit and method of manufacturing the same
US10700064B1 (en) Multi-threshold voltage gate-all-around field-effect transistor devices with common gates
US9466697B2 (en) Semiconductor devices and methods of manufacturing the same
US9647118B2 (en) Device having EPI film in substrate trench
US8871584B2 (en) Replacement source/drain finFET fabrication
US10164092B2 (en) Tapered vertical FET having III-V channel
US7781771B2 (en) Bulk non-planar transistor having strained enhanced mobility and methods of fabrication
US8653560B2 (en) Semiconductor device and fabrication method thereof
US7435657B2 (en) Method of fabricating transistor including buried insulating layer and transistor fabricated using the same
KR100654339B1 (en) Nonvolatile semiconductor device and method of fabricating the same
JP5178152B2 (en) Complementary semiconductor device and manufacturing method thereof
US20200279777A1 (en) I/o device for gate-all-around transistors
US9716155B2 (en) Vertical field-effect-transistors having multiple threshold voltages
US20090001415A1 (en) Multi-gate transistor with strained body
US20120104509A1 (en) Semiconductor device and manufacturing method of semiconductor device
US20200052107A1 (en) Nanosheet substrate to source/drain isolation
US20090194816A1 (en) Semiconductor device and method of fabricating the same
CN102376766A (en) Semiconductor device and manufacturing method thereof
US8247279B2 (en) Method of fabricating semiconductor device using epitaxial growth inhibiting layers
KR102501422B1 (en) Semiconductor device and manufacturing method thereof
WO2013189096A1 (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OKANO, KIMITOSHI;REEL/FRAME:021614/0361

Effective date: 20080807

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: MICROSOFT TECHNOLOGY LICENSING, LLC, WASHINGTON

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOSHIBA CORPORATION;REEL/FRAME:041333/0955

Effective date: 20161020

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12