US20150380576A1 - Optoelectronic device with dielectric layer and method of manufacture - Google Patents
Optoelectronic device with dielectric layer and method of manufacture Download PDFInfo
- Publication number
- US20150380576A1 US20150380576A1 US14/846,675 US201514846675A US2015380576A1 US 20150380576 A1 US20150380576 A1 US 20150380576A1 US 201514846675 A US201514846675 A US 201514846675A US 2015380576 A1 US2015380576 A1 US 2015380576A1
- Authority
- US
- United States
- Prior art keywords
- dielectric layer
- layer
- optoelectronic device
- dielectric
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 77
- 230000005693 optoelectronics Effects 0.000 title claims abstract description 70
- 238000004519 manufacturing process Methods 0.000 title description 10
- 229910052751 metal Inorganic materials 0.000 claims abstract description 92
- 239000002184 metal Substances 0.000 claims abstract description 92
- 239000003989 dielectric material Substances 0.000 claims abstract description 34
- 239000000758 substrate Substances 0.000 claims abstract description 22
- 239000002253 acid Substances 0.000 claims abstract description 8
- 150000007513 acids Chemical class 0.000 claims abstract description 8
- 230000008569 process Effects 0.000 claims description 32
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 18
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 18
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 18
- 229910045601 alloy Inorganic materials 0.000 claims description 13
- 239000000956 alloy Substances 0.000 claims description 13
- 238000007641 inkjet printing Methods 0.000 claims description 13
- 229910052782 aluminium Inorganic materials 0.000 claims description 12
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 12
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 11
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 11
- 229910052802 copper Inorganic materials 0.000 claims description 11
- 239000010949 copper Substances 0.000 claims description 11
- 238000005530 etching Methods 0.000 claims description 11
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 11
- 229910052737 gold Inorganic materials 0.000 claims description 11
- 239000010931 gold Substances 0.000 claims description 11
- 238000000059 patterning Methods 0.000 claims description 11
- 239000004065 semiconductor Substances 0.000 claims description 11
- 229910052709 silver Inorganic materials 0.000 claims description 11
- 239000004332 silver Substances 0.000 claims description 11
- -1 arsenic selenide Chemical class 0.000 claims description 10
- 239000002245 particle Substances 0.000 claims description 10
- 229910052759 nickel Inorganic materials 0.000 claims description 9
- 229910052763 palladium Inorganic materials 0.000 claims description 9
- 229910052697 platinum Inorganic materials 0.000 claims description 9
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 8
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 8
- 238000005229 chemical vapour deposition Methods 0.000 claims description 8
- 229910052804 chromium Inorganic materials 0.000 claims description 8
- 239000011651 chromium Substances 0.000 claims description 8
- 229910052750 molybdenum Inorganic materials 0.000 claims description 8
- 239000011733 molybdenum Substances 0.000 claims description 8
- 239000010936 titanium Substances 0.000 claims description 8
- 229910052719 titanium Inorganic materials 0.000 claims description 8
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 8
- 229910052721 tungsten Inorganic materials 0.000 claims description 8
- 239000010937 tungsten Substances 0.000 claims description 8
- 238000000231 atomic layer deposition Methods 0.000 claims description 7
- 238000000608 laser ablation Methods 0.000 claims description 7
- 238000001459 lithography Methods 0.000 claims description 7
- PNEYBMLMFCGWSK-UHFFFAOYSA-N Alumina Chemical compound [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 6
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 6
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 claims description 6
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052785 arsenic Inorganic materials 0.000 claims description 6
- 238000007650 screen-printing Methods 0.000 claims description 6
- 238000000224 chemical solution deposition Methods 0.000 claims description 5
- 238000001312 dry etching Methods 0.000 claims description 5
- 238000000206 photolithography Methods 0.000 claims description 5
- 238000005240 physical vapour deposition Methods 0.000 claims description 5
- 238000001039 wet etching Methods 0.000 claims description 5
- 239000004593 Epoxy Substances 0.000 claims description 4
- 239000013078 crystal Substances 0.000 claims description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 4
- 229910052594 sapphire Inorganic materials 0.000 claims description 4
- 239000010980 sapphire Substances 0.000 claims description 4
- UKUVVAMSXXBMRX-UHFFFAOYSA-N 2,4,5-trithia-1,3-diarsabicyclo[1.1.1]pentane Chemical compound S1[As]2S[As]1S2 UKUVVAMSXXBMRX-UHFFFAOYSA-N 0.000 claims description 3
- 229940052288 arsenic trisulfide Drugs 0.000 claims description 3
- 238000005422 blasting Methods 0.000 claims description 3
- 239000011248 coating agent Substances 0.000 claims description 3
- 238000000576 coating method Methods 0.000 claims description 3
- 238000003618 dip coating Methods 0.000 claims description 3
- 229920002313 fluoropolymer Polymers 0.000 claims description 3
- 239000004811 fluoropolymer Substances 0.000 claims description 3
- ORUIBWPALBXDOA-UHFFFAOYSA-L magnesium fluoride Chemical compound [F-].[F-].[Mg+2] ORUIBWPALBXDOA-UHFFFAOYSA-L 0.000 claims description 3
- 229910001635 magnesium fluoride Inorganic materials 0.000 claims description 3
- 230000000873 masking effect Effects 0.000 claims description 3
- 230000003287 optical effect Effects 0.000 claims description 3
- 229920000515 polycarbonate Polymers 0.000 claims description 3
- 239000004417 polycarbonate Substances 0.000 claims description 3
- 229920000728 polyester Polymers 0.000 claims description 3
- 229920000098 polyolefin Polymers 0.000 claims description 3
- 239000000377 silicon dioxide Substances 0.000 claims description 3
- 238000004528 spin coating Methods 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- WUKWITHWXAAZEY-UHFFFAOYSA-L calcium difluoride Chemical compound [F-].[F-].[Ca+2] WUKWITHWXAAZEY-UHFFFAOYSA-L 0.000 claims description 2
- 229910001634 calcium fluoride Inorganic materials 0.000 claims description 2
- 229910003460 diamond Inorganic materials 0.000 claims description 2
- 239000010432 diamond Substances 0.000 claims description 2
- 238000007735 ion beam assisted deposition Methods 0.000 claims description 2
- 238000010884 ion-beam technique Methods 0.000 claims description 2
- 238000003475 lamination Methods 0.000 claims description 2
- 239000000843 powder Substances 0.000 claims description 2
- 238000005507 spraying Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 222
- 239000000463 material Substances 0.000 description 26
- 229910005540 GaP Inorganic materials 0.000 description 20
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 18
- 238000000151 deposition Methods 0.000 description 17
- AJGDITRVXRPLBY-UHFFFAOYSA-N aluminum indium Chemical compound [Al].[In] AJGDITRVXRPLBY-UHFFFAOYSA-N 0.000 description 13
- 230000008021 deposition Effects 0.000 description 13
- 229910052738 indium Inorganic materials 0.000 description 11
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 11
- 239000010409 thin film Substances 0.000 description 10
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 8
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 8
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 8
- 239000007789 gas Substances 0.000 description 7
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 6
- 239000002243 precursor Substances 0.000 description 6
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 5
- 238000000609 electron-beam lithography Methods 0.000 description 4
- 238000003892 spreading Methods 0.000 description 4
- 230000007480 spreading Effects 0.000 description 4
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 description 3
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 3
- 238000001704 evaporation Methods 0.000 description 3
- 230000008020 evaporation Effects 0.000 description 3
- 229910052733 gallium Inorganic materials 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 229910052757 nitrogen Inorganic materials 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 238000002310 reflectometry Methods 0.000 description 3
- 238000004901 spalling Methods 0.000 description 3
- 229910002704 AlGaN Inorganic materials 0.000 description 2
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- 229910002601 GaN Inorganic materials 0.000 description 2
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 230000000996 additive effect Effects 0.000 description 2
- FTWRSWRBSVXQPI-UHFFFAOYSA-N alumanylidynearsane;gallanylidynearsane Chemical compound [As]#[Al].[As]#[Ga] FTWRSWRBSVXQPI-UHFFFAOYSA-N 0.000 description 2
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 2
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 2
- 238000004943 liquid phase epitaxy Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000002202 sandwich sublimation Methods 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- HTDIUWINAKAPER-UHFFFAOYSA-N trimethylarsine Chemical compound C[As](C)C HTDIUWINAKAPER-UHFFFAOYSA-N 0.000 description 2
- DIIIISSCIXVANO-UHFFFAOYSA-N 1,2-Dimethylhydrazine Chemical compound CNNC DIIIISSCIXVANO-UHFFFAOYSA-N 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000005299 abrasion Methods 0.000 description 1
- 125000005600 alkyl phosphonate group Chemical group 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- 229910000074 antimony hydride Inorganic materials 0.000 description 1
- 238000000149 argon plasma sintering Methods 0.000 description 1
- RBFQJDQYXXHULB-UHFFFAOYSA-N arsane Chemical compound [AsH3] RBFQJDQYXXHULB-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000012707 chemical precursor Substances 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000005566 electron beam evaporation Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- JMMJWXHSCXIWRF-UHFFFAOYSA-N ethyl(dimethyl)indigane Chemical compound CC[In](C)C JMMJWXHSCXIWRF-UHFFFAOYSA-N 0.000 description 1
- KQTKYCXEDDECIZ-UHFFFAOYSA-N ethylarsenic Chemical compound CC[As] KQTKYCXEDDECIZ-UHFFFAOYSA-N 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 229910021478 group 5 element Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000000025 interference lithography Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- WJFZPDZHLPHPJO-UHFFFAOYSA-N methyl-di(propan-2-yl)indigane Chemical compound CC(C)[In](C)C(C)C WJFZPDZHLPHPJO-UHFFFAOYSA-N 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- HKOOXMFOFWEVGF-UHFFFAOYSA-N phenylhydrazine Chemical compound NNC1=CC=CC=C1 HKOOXMFOFWEVGF-UHFFFAOYSA-N 0.000 description 1
- 229940067157 phenylhydrazine Drugs 0.000 description 1
- 229910000073 phosphorus hydride Inorganic materials 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 238000005488 sandblasting Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- YBRBMKDOPFTVDT-UHFFFAOYSA-N tert-butylamine Chemical compound CC(C)(C)N YBRBMKDOPFTVDT-UHFFFAOYSA-N 0.000 description 1
- QTQRGDBFHFYIBH-UHFFFAOYSA-N tert-butylarsenic Chemical compound CC(C)(C)[As] QTQRGDBFHFYIBH-UHFFFAOYSA-N 0.000 description 1
- ZGNPLWZYVAFUNZ-UHFFFAOYSA-N tert-butylphosphane Chemical compound CC(C)(C)P ZGNPLWZYVAFUNZ-UHFFFAOYSA-N 0.000 description 1
- RBEXEKTWBGMBDZ-UHFFFAOYSA-N tri(propan-2-yl)stibane Chemical compound CC(C)[Sb](C(C)C)C(C)C RBEXEKTWBGMBDZ-UHFFFAOYSA-N 0.000 description 1
- VOITXYVAKOUIBA-UHFFFAOYSA-N triethylaluminium Chemical compound CC[Al](CC)CC VOITXYVAKOUIBA-UHFFFAOYSA-N 0.000 description 1
- RGGPNXQUMRMPRA-UHFFFAOYSA-N triethylgallium Chemical compound CC[Ga](CC)CC RGGPNXQUMRMPRA-UHFFFAOYSA-N 0.000 description 1
- OTRPZROOJRIMKW-UHFFFAOYSA-N triethylindigane Chemical compound CC[In](CC)CC OTRPZROOJRIMKW-UHFFFAOYSA-N 0.000 description 1
- KKOFCVMVBJXDFP-UHFFFAOYSA-N triethylstibane Chemical compound CC[Sb](CC)CC KKOFCVMVBJXDFP-UHFFFAOYSA-N 0.000 description 1
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 1
- XCZXGTMEAKBVPV-UHFFFAOYSA-N trimethylgallium Chemical compound C[Ga](C)C XCZXGTMEAKBVPV-UHFFFAOYSA-N 0.000 description 1
- IBEFSUTVZWZJEL-UHFFFAOYSA-N trimethylindium Chemical compound C[In](C)C IBEFSUTVZWZJEL-UHFFFAOYSA-N 0.000 description 1
- PORFVJURJXKREL-UHFFFAOYSA-N trimethylstibine Chemical compound C[Sb](C)C PORFVJURJXKREL-UHFFFAOYSA-N 0.000 description 1
- 238000005019 vapor deposition process Methods 0.000 description 1
- 238000000927 vapour-phase epitaxy Methods 0.000 description 1
- 238000009736 wetting Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02366—Special surface textures of the substrate or of a layer on the substrate, e.g. textured ITO/glass substrate or superstrate, textured polymer layer on glass substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02167—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0232—Optical elements or arrangements associated with the device
- H01L31/02327—Optical elements or arrangements associated with the device the optical elements being integrated or being directly associated to the device, e.g. back reflectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/0352—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
- H01L31/035272—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
- H01L31/035281—Shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/068—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
- H01L31/0687—Multiple junction or tandem solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/068—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
- H01L31/0693—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells the devices including, apart from doping material or other impurities, only AIIIBV compounds, e.g. GaAs or InP solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0725—Multiple junction or tandem solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/184—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/184—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP
- H01L31/1852—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP comprising a growth substrate not being an AIIIBV compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1892—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof methods involving the use of temporary, removable substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
- H01L33/22—Roughened surfaces, e.g. at the interface between epitaxial layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/36—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
- H01L33/40—Materials therefor
- H01L33/405—Reflective materials
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/544—Solar cells from Group III-V materials
Definitions
- the present invention relates generally to fabrication of optoelectronic devices and more particularly to optoelectronic devices including a dielectric layer.
- the optoelectronic device comprises a p-n structure, a patterned dielectric layer on the p-n structure and a metal layer disposed on the dielectric layer.
- the dielectric layer comprises a dielectric material, wherein the dielectric material is chemically resistant to acids and provides adhesion to the p-n structure and the metal layer.
- the metal layer makes one or more contacts to the p-n structure through one or more openings in the patterned dielectric layer.
- a method for fabricating an optoelectronic device comprises providing an epitaxially grown p-n structure, providing a dielectric layer on the p-n structure and providing a metal layer on the dielectric layer and then lifting the device off the substrate, such that after the lift off the p-n structure is closer than the patterned dielectric layer to a front side of the device; wherein the device comprises the p-n structure, the patterned dielectric layer, and the metal layer.
- the dielectric layer comprises a dielectric material and has a chemical resistance to acids and provides adhesion to the p-n structure and the metal layer.
- the method comprises providing a p-n structure; directly patterning a dielectric material on the p-n structure; and providing a metal layer on the dielectric material, wherein the dielectric material has a chemical resistance to acids and provides adhesion to the p-n structure and the metal layer.
- the method further includes providing one or more contact between the p-n structure and the metal layer.
- FIG. 1 illustrates a flow chart depicting a process for forming an optoelectronic device comprising a dielectric layer according to embodiments described herein.
- FIGS. 2 a - e depict different stages of fabrication of an optoelectronic device comprising a dielectric layer according to an embodiment of the invention.
- FIGS. 3 a - f depict different stages of fabrication of an optoelectronic device comprising a dielectric layer according to another embodiment of the invention.
- FIGS. 4 a - e depict exemplary embodiments of an optoelectronic device comprising a dielectric layer according to the present invention.
- FIG. 5 illustrates an optoelectronic device with front metal contacts according to an embodiment of the invention.
- the present invention relates generally to optoelectronic devices and more particularly to an optoelectronic device with a dielectric layer.
- the following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements.
- Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art.
- the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
- Embodiments of the inventions generally relate to optoelectronic devices more specifically to optoelectronic semiconductor devices including one or more textured layers and the fabrication processes for forming such optoelectronic devices.
- Embodiments of the invention also relate to the fabrication of thin film devices, such as photovoltaic devices, light-emitting diodes, or other optoelectronic devices, which contain a dielectric layer on the back side.
- a method for forming an optoelectronic device comprising a dielectric layer according to an embodiment of the invention comprises providing a p-n structure deposited on a substrate.
- a dielectric layer is then patterned on the p-n structure thus formed providing one or more openings for electrical contacts.
- a metallic layer is then disposed on the dielectric layer such that the metal layer makes one or more contacts with the p-n structure through the openings provided in the dielectric layer.
- the p-n structure, the dielectric layer and the metal layer are then lifted off the substrate.
- Embodiments may also provide back reflectors which are metallic reflectors or metal-dielectric reflectors.
- the thin film devices described herein generally contain epitaxially grown layers which are formed on a sacrificial layer disposed on or over a support substrate or wafer.
- the thin film devices thus formed may be flexible single crystal devices.
- the thin film devices are subsequently removed from a support substrate or wafer, for example during an epitaxial lift off (ELO) process, a laser lift off (LLO) process, ion implantation and liftoff, liftoff by etching of a buried oxide layer or a buried porous layer, or a spalling process etc.
- ELO epitaxial lift off
- LLO laser lift off
- ion implantation and liftoff ion implantation and liftoff
- liftoff by etching of a buried oxide layer or a buried porous layer, or a spalling process etc.
- a layer can be described as being deposited “on or over” one or more other layers. This term indicates that the layer can be deposited directly on top of the other layer(s), or can indicate that one or more additional layers can be deposited between the layer and the other layer(s) in some embodiments. Also, the other layer(s) can be arranged in any order.
- FIG. 1 illustrates a flow chart depicting a process for forming an optoelectronic device comprising a dielectric layer according to embodiments described herein.
- the method comprises providing a p-n structure on a substrate via step 102 .
- a sacrificial layer may be disposed on the substrate prior to deposition of the p-n structure, for example to enable liftoff of the p-n structure in an epitaxial liftoff (ELO) process.
- the sacrificial layer may comprise AlAs, AlGaAs, AlGaInP, or AlInP, or other layers with high Al content, or combinations thereof and is utilized to form a lattice structure for the layers contained within the cell, and then etched and removed during the ELO process.
- alternative liftoff processes such as laser lift off (LLO), ion implantation and liftoff, liftoff by etching of a buried oxide layer or a buried porous layer, or spalling may be used.
- the p-n structure may be grown on a substrate, for example, a gallium arsenide wafer may be used, with epitaxially grown layers as thin films made of Group III-V materials.
- a germanium wafer, or an indium phosphide wafer, or a sapphire wafer, or a gallium nitride wafer, or a silicon wafer may be used.
- the p-n structure may be formed by epitaxial growth using various techniques, for example, metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), metalorganic vapor phase epitaxy (MOVPE or OMVPE), liquid phase epitaxy (LPE), hydride vapor phase epitaxy (HVPE), etc.
- MOCVD metalorganic chemical vapor deposition
- MBE molecular beam epitaxy
- MOVPE or OMVPE metalorganic vapor phase epitaxy
- LPE liquid phase epitaxy
- HVPE hydride vapor phase epitaxy
- the p-n structure is substantially a single crystal.
- the epitaxially grown layers of Group III-V materials can be formed using a high growth rate vapor deposition process.
- the high growth rate deposition process allows for growth rates of greater than 5 ⁇ m/hr, such as about 10 ⁇ m/hr or greater, or as high as about 100 ⁇ m/hr or greater.
- the high growth rate process includes heating a wafer to a deposition temperature of about 550° C. or greater, within a processing system, exposing the wafer to a deposition gas containing a chemical precursor, such as a group III-containing precursor gas and a group V-containing precursor gas, and depositing a layer containing a Group III-V material on the wafer.
- the group III-containing precursor gas may contain a group III element, such as indium, gallium, or aluminum.
- the group III-containing precursor gas may be chosen from the list: trimethyl aluminum, triethyl aluminum, trimethyl gallium, triethyl gallium, trimethyl indium, triethyl indium, di-isopropylmethylindium, ethyldimethylindium.
- the group V-containing precursor gas may contain a group V element, such as nitrogen, phosphorus, arsenic, or antimony.
- the group V-containing precursor gas may be chosen from the list: phenyl hydrazine, dimethylhydrazine, tertiarybutylamine, ammonia, phosphine, tertiarybutyl phosphine, bisphosphinoethane, arsine, tertiarybutyl arsine, monoethyl arsine, trimethyl arsine, trimethyl antimony, triethyl antimony, tri-isopropyl antimony, stibine.
- the deposition processes for depositing or forming Group III-V materials can be conducted in various types of deposition chambers.
- one continuous feed deposition chamber that may be utilized for growing, depositing, or otherwise forming Group III-V materials is described in the commonly assigned U.S. patent application Ser. Nos. 12/475,131 and 12/475,169, both filed on May 29, 2009, which are herein incorporated by reference in their entireties.
- the p-n structure may contain various arsenide, nitride, and phosphide layers, such as but not limited to GaAs, AlGaAs, InGaP, InGaAs, AlInGaP, AlInGaAs, InGaAsP, AlInGaAsP, GaN, InGaN, AlGaN, AlInGaN, GaP, alloys thereof, derivatives thereof and combinations thereof.
- the p-n structure comprises a Group III-V semiconductor and includes at least one of the group consisting of: gallium, aluminum, indium, phosphorus, nitrogen, and arsenic.
- the p-n structure comprises gallium arsenide material, and derivatives thereof.
- the p-n structure comprises a p-type aluminum gallium arsenide layer or stack disposed above an n-type gallium arsenide layer or stack.
- the p-type aluminum gallium arsenide stack has a thickness within a range from about 100 nm to about 3,000 nm and the n-type gallium arsenide stack has a thickness within a range from about 100 nm to about 3,000 nm.
- the n-type gallium arsenide stack has a thickness within a range from about 700 nm to about 2500 nm.
- the p-n structure comprises indium gallium phosphide material, and derivatives thereof.
- the indium gallium phosphide material may contain various indium gallium phosphide layers, such as an indium gallium phosphide, aluminum indium gallium phosphide, etc.
- the p-n structure comprises a p-type aluminum indium gallium phosphide layer or stack disposed above an n-type indium gallium phosphide layer or stack.
- the p-type aluminum indium gallium phosphide stack has a thickness within a range from about 100 nm to about 3,000 nm and the n-type indium gallium phosphide stack has a thickness within a range from about 100 nm to about 3,000 nm. In one example, the n-type indium gallium phosphide stack has a thickness within a range from about 400 nm to about 1,500 nm.
- the p-n structure comprises indium gallium arsenide phosphide material, and derivatives thereof.
- the indium gallium arsenide phosphide material may contain various indium gallium arsenide phosphide layers, such as an indium gallium phosphide, aluminum indium gallium phosphide, indium gallium arsenide phosphide, aluminum indium gallium arsenide phosphide etc.
- the p-n structure comprises a p-type aluminum indium gallium phosphide layer or stack disposed above an n-type indium gallium arsenide phosphide layer or stack.
- the p-n structure comprises aluminum indium gallium phosphide material, and derivatives thereof.
- the aluminum indium gallium phosphide material may contain various aluminum indium gallium phosphide layers, such as an aluminum indium phosphide, aluminum indium gallium phosphide, etc.
- the p-n structure comprises a p-type aluminum indium phosphide layer or stack disposed above an n-type aluminum indium gallium phosphide layer or stack.
- the p-n structure comprises multiple p-n junctions.
- Each p-n junction may contain various arsenide, nitride, and phosphide layers, such as GaAs, AlGaAs, InGaP, InGaAs, AlInGaP, AlInGaAs, InGaAsP, AlInGaAsP, GaN, InGaN, AlGaN, AlInGaN, GaP, alloys thereof, derivatives thereof and combinations thereof.
- each p-n junction comprises a Group III-V semiconductor and includes at least one of the group consisting of: gallium, aluminum, indium, phosphorus, nitrogen, and arsenic.
- the junction formed between the two layers can be a heterojunction that is, the N-layer and P-layer could be of different material or a homojunction, that is, both the N-layer and P-layer could be the same material (both layers being GaAs or both layers InGaP, for example) and that would be within the spirit and scope of the present invention.
- the p-n structure could have either doping polarity, with n-type material at the top of the device and p-type material at the bottom, or alternatively with p-type material at the top of the device and n-type material at the bottom.
- the optoelectronic device could be comprised of multiple p-n layers grown in series, for example, to form a multijunction photovoltaic cell.
- the p-n structure may comprise a textured surface. This textured surface can improve the scattering of light at that surface, as well as improve adhesion to both metal and dielectric layers.
- the texturing is achieved during the growth of the materials that comprise the p-n structure. This may be achieved at least in part for by exploiting a lattice mismatch between at least two materials in the p-n structure, for example in a Stranski-Krastanov process or a Volmer-Weber process.
- a layer in or on the p-n structure may act as an etch mask and texturing can be provided by an etching process.
- texturing may be provided by physical abrasion such as sandpaper or sandblasting or particle blasting or similar processes.
- the back side and/or the front side of the p-n structure can be textured to improve light scattering into and/or out of the device.
- a dielectric layer is then patterned on the p-n structure, via step 104 providing one or more openings for electrical contacts.
- a dielectric layer with an array of openings is disposed on a p-n structure, forming a plurality of apertures extending into the p-n structure.
- the openings for electrical contacts may be patterned such that front metal contacts and openings for electrical contact to back metal layer are offset to prevent short circuits.
- the front and back metal contacts may be aligned.
- the dielectric layer is disposed by using various methods such as but not limited to spin coating, dip coating, spray coating, physical vapor deposition (PVD) (including sputtering, evaporation, and electron-beam evaporation, etc.), chemical vapor deposition (CVD) (including metalorganic chemical vapor deposition (MOCVD), atmospheric pressure chemical vapor deposition (APCVD), low pressure chemical vapor deposition (LPCVD), plasma-enhanced chemical vapor deposition (PECVD), ion-beam assisted chemical vapor deposition (IBAD CVD), etc.), atomic layer deposition (ALD), powder coating, sol gel, chemical bath deposition (CBD), close space sublimation (CSS), inkjet printing, screen printing and lamination.
- PVD physical vapor deposition
- CVD chemical vapor deposition
- MOCVD metalorganic chemical vapor deposition
- APCVD atmospheric pressure chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- PECVD plasma
- the patterning of the dielectric layer can achieved either directly during the dielectric disposition process, for example in a printing process or by using a shadow mask, or indirectly in a process subsequent to the disposition process by using various techniques comprising wet or dry etching through the dielectric layer, patterning the dielectric layer using photolithography, electron-beam lithography, imprint lithography, and laser ablation etc.
- directly patterning is that the pattern is provided during the dielectric deposition in an additive process, without the need for a subsequent subtractive step to remove significant amounts of dielectric to form the pattern, for example using inkjet printing, shadow masking, or screen printing, etc.
- indirect patterning is that there is a patterning step subsequent to the dielectric deposition step, usually in a subtractive process or combination of processes, such as in wet or dry etching, photolithography, electron-beam lithography, imprint lithography, or laser ablation, etc.
- a dielectric material of specific viscosity and drying properties is used such that the dielectric material is liquid during the application process and becomes solid after optional curing.
- the dielectric material can be cured at elevated temperature or under ultraviolet light if required, or simply at room temperature, for example by evaporation of solvent components in the dielectric material.
- the dielectric material used is photosensitive it may be cured using light and if the dielectric material used is not photosensitive it may be cured using heat. For some dielectric materials a combination of light and heat may be used for curing.
- the dielectric layer may have a thickness within a range from about 10 nm to about 10 ⁇ m, preferably, from about 20 nm to about 2000 nm, and more preferably, from about 50 nm to about 1000 nm.
- the thickness of the dielectric layer may differ substantially based on the technique used for deposition of the dielectric layer.
- the thickness of the dielectric layer deposited using screen printing may be different from that deposited using inkjet printing.
- typical film thickness obtained using inkjet printing after curing is in the range of about 10 nm to about 10 ⁇ m, more typically in the range of about 100 nm to about 1000 nm, more typically about 500 nm. Thinner layers are generally harder to control as they require better control of the spreading.
- the dielectric layer has openings to provide for electrical connection between layers above and below the dielectric.
- Each opening within the dielectric layer may have a diameter within a range from about 5 ⁇ to about 1000 ⁇ m, and preferably from about 20 ⁇ m to about 500 ⁇ m.
- Typical via width obtained by inkjet printing is in the range of about 10 ⁇ m to about 1000 ⁇ m, for example 50 ⁇ m-500 ⁇ m, and more typically 60 ⁇ m-250 ⁇ m. Smaller via width is generally preferred but is generally harder to control.
- the dielectric layer has no openings and an electrical connection is provided by the dielectric layer itself.
- the dielectric layer comprises organic or inorganic dielectric materials that are resistant to etching by acids such as hydrochloric acid, sulfuric acid or hydrofluoric acid, for example during an epitaxial lift off (ELO) process.
- the dielectric materials can also be transparent and provide adhesion to both metal and semiconductor layers.
- the dielectric materials can also be electrically insulating or electrically conducting.
- the organic dielectric materials may comprise any of polyolefin, polycarbonate, polyester, epoxy, fluoropolymer, derivatives thereof and combinations thereof.
- the inorganic dielectric materials may comprise any of arsenic trisulfide, arsenic selenide, ⁇ -alumina (sapphire), magnesium fluoride, calcium fluoride, diamond, derivatives thereof and combinations thereof.
- the dielectric layer contains a dielectric material with a refractive index within a range from about 1 to about 3.
- the dielectric layer can be physically or optically textured.
- the physical and/or optical texture may be provided by embedding particles within the dielectric material.
- the dielectric material comprises particles such as alumina, titania, silica or combinations thereof, to scatter light, disposed on a p-n structure.
- the dielectric layer contains a dielectric material whose coefficient of thermal expansion (CTE) is similar to that of the Group III-V semiconductor onto which it is disposed.
- CTE coefficient of thermal expansion
- the CTE of the dielectric materials in the dielectric layer are dissimilar from that of the Group III-V semiconductor onto which they are disposed.
- the dielectric layer comprises a textured surface to scatter light and improve adhesion to both metal and semiconductor layers. Texturing of the dielectric surface can be achieved by particle or other mask deposition followed by etching, particle blasting, mechanical imprinting such as imprint lithography or stamping, laser ablation, wet etching or dry etching.
- the dielectric layer comprises a surface diffraction grating to disperse light.
- the pitch and facet profile of the surface diffraction grating is chosen such that at the band gap wavelength: 1. Zeroth order diffraction is minimized and 2. First order diffraction angle is higher than the angle of total internal reflection.
- the diffraction grating with increased angle allows more light to be diffracted into the optoelectronic device.
- Grating of the dielectric surface may be accomplished by mechanical imprinting such as but not limited to imprint lithography, imprint stamping or laser ablation. Alternatively, other techniques such as photolithography, electron-beam lithography, interference lithography, etc. may be used.
- Adhesion between the p-n structure and the dielectric material can be improved by texturing the p-n structure or the dielectric layer as described above, or chemically, for example with alkylphosphonate monolayers or derivatives thereof.
- the adhesion layer may have a thickness within a range from about a monolayer to about 100 ⁇ .
- the dielectric adhesion layer may be deposited by a variety of techniques including, but not limited to, atomic layer deposition (ALD), spincoating, inkjetting, chemical bath deposition (CBD) or dipcoating techniques.
- a metallic layer is then disposed on the dielectric layer.
- the metallic layer makes one or more contacts with the p-n structure through these openings.
- the metallic layer may contain at least one metal, such as silver, gold, aluminum, nickel, copper, platinum, palladium, molybdenum, tungsten, titanium, chromium, alloys thereof, derivatives thereof, and combinations thereof.
- the metallic layer may contain silver, copper, or gold.
- the metallic layer may have a thickness within a range from about 1 nm to about 10,000 nm, preferably, from about 10 nm to about 4000 nm.
- the metallic layer may comprise one or more layers made of the same or different metals.
- the metallic layer may comprise an adhesion layer comprising materials such as but not limited to nickel, molybdenum, tungsten, titanium, chromium, palladium, alloys thereof, derivatives thereof, or combinations thereof with a thickness less than 100 nm, and preferably less than 20 nm, along with a reflector layer comprising materials such as but not limited to silver, gold, aluminum, copper, platinum, alloys thereof, derivatives thereof, or combinations thereof with a thickness more than 50 nm.
- Additional metallic layers may be also deposited, for example to improve the electrical or mechanical properties of the combination of metal layers, and may comprise a back metal with varying thickness.
- metallic contacts may be formed separately from the metallic layer.
- the metal in the apertures in the dielectric may be deposited prior to the dielectric deposition or prior to the metal reflector.
- the metallic layer comprises a metallic reflector layer disposed on or over the dielectric layer, and a plurality of reflector protrusions formed within the dielectric layer extending from the metallic reflector layer and into the p-n structure.
- the metallic reflector layer may be textured.
- the metallic reflector layer thus formed may be on the back side of the optoelectronic device. For example, if the optoelectronic device is a photovoltaic device, the metallic reflector may be on the side of the device away from incident light.
- the metallic reflector may contain at least one metal, such as silver, gold, aluminum, nickel, copper, platinum, palladium, alloys thereof, derivatives thereof, and combinations thereof.
- the metallic reflector layer may contain silver, copper, aluminum, platinum, or gold, alloys thereof, derivatives thereof, or combinations thereof.
- the metallic reflector layer may have a thickness within a range from about 1 nm to about 10,000 nm or greater. In some examples, the thickness of the metallic reflector layer may be from about 10 nm to about 4000 nm.
- the reflector protrusions contain at least one metal, such as silver, gold, aluminum, nickel, copper, platinum, palladium, molybdenum, tungsten, titanium, chromium, alloys thereof, derivatives thereof, and combinations thereof.
- the reflector protrusions may contain silver, copper, or gold.
- Each protrusion may have a diameter within a range from about 5 ⁇ m to about 100 ⁇ m, and preferably from about 50 ⁇ m to about 500 ⁇ m.
- Each protrusion may have a length within a range from about 10 nm to about 10 ⁇ m, such as from about 50 nm to about 1000 nm.
- the reflector protrusion diameter or length may be defined by the vias in the dielectric, and the dielectric layer thickness, respectively.
- an adhesion layer comprising materials such as but not limited to nickel, molybdenum, tungsten, titanium, chromium, palladium, alloys thereof, derivatives thereof, or combinations thereof.
- the adhesion layer may have a thickness within a range from about 1 ⁇ to about 100 nm.
- the metallic adhesion layer may be deposited by a variety of techniques including, but not limited to, PVD (including evaporation and sputtering for example), electroless plating, electroplating, ALD, or CVD techniques.
- a carrier layer such as a plastic.
- This can act as a handle material to hold the p-n structure, dielectric layer, and metal layer after a lift off step such as epitaxial liftoff (ELO).
- ELO epitaxial liftoff
- the mechanical properties of the adhesive and carrier layers may also affect the liftoff process itself, for example by affecting the overall stiffness of the combined handle, adhesive, p-n structure, dielectric layer, and metal layer structure during the liftoff.
- the carrier layer may also be flexible.
- a thin film optoelectronic device is subsequently removed from a support substrate or wafer, for example during an epitaxial lift off (ELO) process, a laser lift off (LLO) process, ion implantation and liftoff, liftoff by etching of a buried oxide layer or a buried porous layer, or a spalling process etc., where the thin film optoelectronic device compromises the p-n structure, the patterned dielectric layer, and the metal layer.
- ELO epitaxial lift off
- LLO laser lift off
- ion implantation and liftoff ion implantation and liftoff
- liftoff by etching of a buried oxide layer or a buried porous layer or a spalling process etc.
- the thin film optoelectronic devices thus formed may be flexible, single crystal devices.
- the optoelectronic device can include a plurality of non-continuous metal contacts that improve the reflectivity and reduce the power losses associated with the configuration of the back surface of the device.
- plasmonic losses at the back contact are reduced, improving the angle-averaged reflectivity of the back contact, which in turn increases the minority carrier density in the device under illumination, improving the external fluorescence of the device and reducing the loss of recycled band edge photons within the device.
- LED light-emitting diode
- a dielectric reflector may increase the open-circuit and operating voltage of the device. Accordingly, described below in conjunction with the accompanying figures are multiple embodiments of an optoelectronic device which utilizes such contacts.
- non-continuous metal contacts it is not necessarily implied that the metal contacts are disconnected.
- the metal contacts could be all connected together, or they could be disconnected.
- the metal contacts may be disconnected in this sense if for example there is an array of separate of contacts between the metal and the p-n structure.
- the metal contacts may be connected in this sense if for example there is a connected “finger” pattern where the metal connects to the p-n structure, such that metal does not contact the entirety of the p-n structure surface.
- the metal may also be connected to each other through the metallic layer itself.
- the front metal contacts may be non-continuous yet connected, in that they do not cover the entire front surface of the device (which would block the incident sunlight in the case of a photovoltaic cell, or the exiting light in the case of an LED), and yet are connected such that power can be input or extracted by making contact to a single point on the top metal of the device (in addition to making connection to the back of the device).
- the non-continuous metal contacts in any of the above mentioned embodiments can be arranged such that there is no alignment (in the sense of an imaginary perpendicular line drawn directly through the device) between the contacts on the top of the device and the plurality of non-continuous metal contacts directly adjacent to the p-n structure material on the back of the device.
- there is no back mirror metal In either case, this can provide an additional advantage in that the chance of a metal-on-metal short, either during device fabrication or after the device has aged, can be greatly reduced. This can improve manufacturing yield and product reliability.
- the degree of alignment between back metal and front metal is substantially unchanged.
- FIGS. 2 a - e depict different stages of fabrication of an optoelectronic device comprising a dielectric layer according to an embodiment of the invention in which the dielectric is patterned directly, for example using an inkjet printing technique.
- a p-n structure 204 is disposed on a substrate 202 .
- a dielectric layer 206 is then disposed in a pattern on the p-n structure 204 as shown in FIG. 2 b , for example using inkjet printing.
- the dielectric layer 206 is then optionally cured, for example using heat, light, and/or time. After curing there are openings 208 through the dielectric layer 206 as shown in FIG. 2 c .
- the size and shape of the dielectric 206 and the openings 208 may or may not change between patterned deposition and optional curing.
- a metallic layer 210 in then disposed on top of the dielectric layer 206 with metal protrusions forming through openings 208 as shown in FIG. 2 d .
- the optoelectronic device thus formed is then lifted off the substrate using a lift off technique, for example, ELO.
- ELO lift off technique
- the metallic layer is on the back side of the device, away from the light facing side, as illustrated in FIG. 2 e , and the metallic layer as well as the metallic protrusions enhance the efficiency of the device by scattering the light passing through the device within the device.
- the dielectric layer 206 comprises inkjet droplets.
- the inkjet droplets may wet the surface immediately on contact, at a wetting angle determined by the surface preparation and the associated surface energy.
- the droplets 206 may start spreading immediately and stop spreading once curing is complete and all the solvent has been driven out of the ink.
- the pitch may be unchanged during the cure but the droplet height may be reduced and droplet width may be increased. Defining the via size is a matter of controlling droplet volume, spreading rate (surface condition) and cure rate. In other embodiments involving direct patterning the droplets may be substantially unchanged between the deposition of the dielectric and any curing step.
- the optoelectronic device comprises a dielectric layer wherein the dielectric layer is patterned indirectly by using techniques such as etching or dissolving.
- a p-n structure 204 is disposed on a substrate 202 .
- a dielectric layer is then disposed on the p-n structure 204 .
- the dielectric layer is then etched or dissolved to provide openings through the dielectric layer.
- a metallic layer is then disposed on top of the dielectric layer with metal protrusions forming through openings.
- FIGS. 3 a - f depict different stages of fabrication of an optoelectronic device comprising a p-n structure where the surface of the p-n structure is textured and a dielectric layer patterned using an indirect patterning technique, such as lithography, according to yet another embodiment of the invention.
- a textured p-n structure 304 is disposed on a substrate 302 .
- a dielectric layer 306 is then disposed on the p-n structure 304 as shown in FIG. 3 c .
- the dielectric layer 306 is etched or dissolved to provide openings 308 through the dielectric layer 306 as shown in FIG. 3 d .
- the optoelectronic device thus formed is then lifted off the substrate using a lift off technique, for example, ELO.
- ELO lift off technique
- the metallic layer is on the back side of the device, away from the light facing side, as illustrated in FIG. 3 f , and the metallic layer as well as the metallic protrusions enhance the efficiency of the device by scattering the light passing through the device within the device.
- the optoelectronic device comprises a p-n structure where the surface of the p-n structure is textured and a dielectric layer patterned using a direct patterning technique, such as inkjet printing.
- a textured p-n structure 304 is disposed on a substrate 302 .
- a dielectric layer is then disposed in a pattern on the p-n structure 304 .
- the dielectric layer is then optionally cured, for example using heat, light, and/or time. After curing there are openings through the dielectric layer. The size and shape of the dielectric and the openings may or may not change between patterned deposition and optional curing.
- a metallic layer in then disposed on top of the dielectric layer with metal protrusions forming through openings.
- FIGS. 4 a - e depict exemplary embodiments of an optoelectronic device comprising a dielectric layer after it is separated from the substrate according to the present invention.
- FIGS. 4 a - e generally depict different embodiments comprising a p-n structure 404 , a dielectric layer 406 and a metallic layer 410 .
- the surface of the p-n structure 404 can be smooth with patterned dielectric layer 406 .
- the surface of the p-n structure can be textured.
- the dielectric layer 406 may or may not conform to the surface texture of the p-n structure 404 .
- FIGS. 4 a , 4 b and 4 e illustrate the dielectric layer 406 conforming to the surface texture of the p-n structure 404 .
- FIGS. 4 c and 4 d illustrate the dielectric layer 406 not conforming to the surface texture of the p-n structure 404 .
- the dielectric layer 406 may be patterned indirectly as illustrated in FIGS. 4 b , 4 d and 4 e by a subtractive process such as wet or dry etching, photolithography, electron-beam lithography, imprint lithography, or laser ablation, etc.
- the dielectric layer 406 may be patterned directly as illustrated in FIGS. 4 a and 4 c by an additive process such as inkjet printing, shadow masking, or screen printing, etc.
- the dielectric layer 406 may inherit the texture of the p-n structure, as shown in FIG. 4 e .
- the dielectric layer may have a different texture from the p-n structure, for example, because of an additional texturing step, or because of a property of the dielectric.
- the dielectric may be smooth, as shown in FIG. 4 b .
- the metallic layer 410 may also be textured (not shown) or smooth.
- the metal layer 410 may or may not conform to the structure of the dielectric layer 406 .
- the surface of the p-n structure 404 is textured, with the dielectric layer 406 disposed on or over the p-n structure 404 , where the dielectric layer 406 may not inherit the surface structure of the p-n structure 404 , and a metal layer 410 disposed on or over the dielectric layer 406 with a texture conforming that of the dielectric layer 406 .
- the dielectric layer 406 may inherit the surface structure of the p-n structure 404 and a metal layer 410 disposed on or over the dielectric layer 406 with a texture conforming to that of the dielectric layer 406 (not shown).
- FIG. 5 illustrates an optoelectronic device with front metal contacts after it is separated from the substrate according to an embodiment of the invention.
- a dielectric layer 506 is disposed on a p-n structure 504 .
- the dielectric layer 506 can be patterned either directly or indirectly, as described above, to provide openings 508 through the dielectric layer 506 as shown.
- a metallic layer 510 is then disposed on top of the dielectric layer 506 with metal protrusions forming through openings 508 .
- the optoelectronic device is also provided with front metal contacts 512 .
- the front metal contacts 512 are arranged such that there is no alignment (in the sense of an imaginary perpendicular line drawn directly through the device) between the front metal contacts 512 on the top of the device and the plurality of non-continuous metal contacts directly adjacent to the p-n structure material on the back of the device as illustrated by metal protrusions formed through openings 508 .
- the front and back metal contacts may be aligned.
- an anti-reflection coating (ARC) may be deposited on the optoelectronic device as well (not shown in the figures).
- the front and/or back metal contacts can be deposited on the optoelectronic device before or after the device is separated from the substrate.
- additional layers can be deposited on the optoelectronic device before or after the device is separated from the substrate.
- the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention.
- the metal contacts on either the front side and/or the back side of a device can be replaced by a highly conductive yet transparent or semi-transparent layer, for example a transparent conductive oxide and that would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Development (AREA)
- Sustainable Energy (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Photovoltaic Devices (AREA)
Abstract
Description
- This application is a continuation in part of U.S. patent application Ser. No. 12/904,047, titled TEXTURED METALLIC BACK REFLECTOR filed Oct. 13, 2010, a continuation in part of U.S. patent application Ser. No. 13/446,876 filed Apr. 13, 2012, titled OPTOELECTRONIC DEVICE WITH NON-CONTINUOUS BACK CONTACTS, a continuation in part of U.S. patent application Ser. No. 13/354,175 titled TEXTURING A LAYER IN AN OPTOELECTRONIC DEVICE FOR IMPROVED ANGLE RANDOMIZATION OF LIGHT, filed on Jan. 19, 2012 and a continuation in part of U.S. patent application Ser. No. 14/452,393, titled THIN-FILM SEMICONDUCTOR OPTOELECTRONIC DEVICE WITH TEXTURED FRONT AND/OR BACK SURFACE PREPARED FROM TEMPLATE LAYER AND ETCHING, filed on Aug. 5, 2014, which are herein incorporated by reference in their entirety.
- The present invention relates generally to fabrication of optoelectronic devices and more particularly to optoelectronic devices including a dielectric layer.
- It is sometimes desirable to improve the reflectivity of the back surface of an optoelectronic device such as a photovoltaic cell or a light-emitting diode to improve the performance thereof without significantly affecting the cost or adding to overall size of the device. Accordingly, there is a need to provide such an improvement while addressing the above identified issues. The present invention addresses such a need.
- An optoelectronic device and a method for fabricating the optoelectronic device are disclosed. The optoelectronic device comprises a p-n structure, a patterned dielectric layer on the p-n structure and a metal layer disposed on the dielectric layer. The dielectric layer comprises a dielectric material, wherein the dielectric material is chemically resistant to acids and provides adhesion to the p-n structure and the metal layer. The metal layer makes one or more contacts to the p-n structure through one or more openings in the patterned dielectric layer.
- A method for fabricating an optoelectronic device comprises providing an epitaxially grown p-n structure, providing a dielectric layer on the p-n structure and providing a metal layer on the dielectric layer and then lifting the device off the substrate, such that after the lift off the p-n structure is closer than the patterned dielectric layer to a front side of the device; wherein the device comprises the p-n structure, the patterned dielectric layer, and the metal layer. The dielectric layer comprises a dielectric material and has a chemical resistance to acids and provides adhesion to the p-n structure and the metal layer.
- In an embodiment, the method comprises providing a p-n structure; directly patterning a dielectric material on the p-n structure; and providing a metal layer on the dielectric material, wherein the dielectric material has a chemical resistance to acids and provides adhesion to the p-n structure and the metal layer. The method further includes providing one or more contact between the p-n structure and the metal layer.
- The appended drawings illustrate only some embodiments and are therefore not to be considered limiting of scope.
-
FIG. 1 illustrates a flow chart depicting a process for forming an optoelectronic device comprising a dielectric layer according to embodiments described herein. -
FIGS. 2 a-e depict different stages of fabrication of an optoelectronic device comprising a dielectric layer according to an embodiment of the invention. -
FIGS. 3 a-f depict different stages of fabrication of an optoelectronic device comprising a dielectric layer according to another embodiment of the invention. -
FIGS. 4 a-e depict exemplary embodiments of an optoelectronic device comprising a dielectric layer according to the present invention. -
FIG. 5 illustrates an optoelectronic device with front metal contacts according to an embodiment of the invention. - The present invention relates generally to optoelectronic devices and more particularly to an optoelectronic device with a dielectric layer. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
- Embodiments of the inventions generally relate to optoelectronic devices more specifically to optoelectronic semiconductor devices including one or more textured layers and the fabrication processes for forming such optoelectronic devices. Embodiments of the invention also relate to the fabrication of thin film devices, such as photovoltaic devices, light-emitting diodes, or other optoelectronic devices, which contain a dielectric layer on the back side.
- A method for forming an optoelectronic device comprising a dielectric layer according to an embodiment of the invention is described herein. In an embodiment, the method comprises providing a p-n structure deposited on a substrate. A dielectric layer is then patterned on the p-n structure thus formed providing one or more openings for electrical contacts. A metallic layer is then disposed on the dielectric layer such that the metal layer makes one or more contacts with the p-n structure through the openings provided in the dielectric layer. The p-n structure, the dielectric layer and the metal layer are then lifted off the substrate. Embodiments may also provide back reflectors which are metallic reflectors or metal-dielectric reflectors.
- Many of the thin film devices described herein generally contain epitaxially grown layers which are formed on a sacrificial layer disposed on or over a support substrate or wafer. The thin film devices thus formed may be flexible single crystal devices. Once the thin film devices are formed by epitaxy processes, the thin film devices are subsequently removed from a support substrate or wafer, for example during an epitaxial lift off (ELO) process, a laser lift off (LLO) process, ion implantation and liftoff, liftoff by etching of a buried oxide layer or a buried porous layer, or a spalling process etc.
- Herein, a layer can be described as being deposited “on or over” one or more other layers. This term indicates that the layer can be deposited directly on top of the other layer(s), or can indicate that one or more additional layers can be deposited between the layer and the other layer(s) in some embodiments. Also, the other layer(s) can be arranged in any order. To describe the features of the present invention in more detail refer now to the following discussion in conjunction with the accompanying figures.
-
FIG. 1 illustrates a flow chart depicting a process for forming an optoelectronic device comprising a dielectric layer according to embodiments described herein. In an embodiment, the method comprises providing a p-n structure on a substrate viastep 102. - In some embodiments, a sacrificial layer may be disposed on the substrate prior to deposition of the p-n structure, for example to enable liftoff of the p-n structure in an epitaxial liftoff (ELO) process. The sacrificial layer may comprise AlAs, AlGaAs, AlGaInP, or AlInP, or other layers with high Al content, or combinations thereof and is utilized to form a lattice structure for the layers contained within the cell, and then etched and removed during the ELO process. In other embodiments, alternative liftoff processes such as laser lift off (LLO), ion implantation and liftoff, liftoff by etching of a buried oxide layer or a buried porous layer, or spalling may be used.
- In an embodiment, the p-n structure may be grown on a substrate, for example, a gallium arsenide wafer may be used, with epitaxially grown layers as thin films made of Group III-V materials. Alternatively a germanium wafer, or an indium phosphide wafer, or a sapphire wafer, or a gallium nitride wafer, or a silicon wafer may be used. The p-n structure may be formed by epitaxial growth using various techniques, for example, metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), metalorganic vapor phase epitaxy (MOVPE or OMVPE), liquid phase epitaxy (LPE), hydride vapor phase epitaxy (HVPE), etc. In some embodiments the p-n structure is substantially a single crystal.
- In some embodiments, the epitaxially grown layers of Group III-V materials can be formed using a high growth rate vapor deposition process. The high growth rate deposition process allows for growth rates of greater than 5 μm/hr, such as about 10 μm/hr or greater, or as high as about 100 μm/hr or greater. The high growth rate process includes heating a wafer to a deposition temperature of about 550° C. or greater, within a processing system, exposing the wafer to a deposition gas containing a chemical precursor, such as a group III-containing precursor gas and a group V-containing precursor gas, and depositing a layer containing a Group III-V material on the wafer. The group III-containing precursor gas may contain a group III element, such as indium, gallium, or aluminum. For example, the group III-containing precursor gas may be chosen from the list: trimethyl aluminum, triethyl aluminum, trimethyl gallium, triethyl gallium, trimethyl indium, triethyl indium, di-isopropylmethylindium, ethyldimethylindium. The group V-containing precursor gas may contain a group V element, such as nitrogen, phosphorus, arsenic, or antimony. For example, the group V-containing precursor gas may be chosen from the list: phenyl hydrazine, dimethylhydrazine, tertiarybutylamine, ammonia, phosphine, tertiarybutyl phosphine, bisphosphinoethane, arsine, tertiarybutyl arsine, monoethyl arsine, trimethyl arsine, trimethyl antimony, triethyl antimony, tri-isopropyl antimony, stibine.
- The deposition processes for depositing or forming Group III-V materials, as described herein, can be conducted in various types of deposition chambers. For example, one continuous feed deposition chamber that may be utilized for growing, depositing, or otherwise forming Group III-V materials is described in the commonly assigned U.S. patent application Ser. Nos. 12/475,131 and 12/475,169, both filed on May 29, 2009, which are herein incorporated by reference in their entireties.
- Some examples of layers usable in device and methods for forming such layers are disclosed in copending U.S. patent application Ser. No. 12/939,077, filed Nov. 3, 2010, and incorporated herein by reference in its entirety.
- The p-n structure may contain various arsenide, nitride, and phosphide layers, such as but not limited to GaAs, AlGaAs, InGaP, InGaAs, AlInGaP, AlInGaAs, InGaAsP, AlInGaAsP, GaN, InGaN, AlGaN, AlInGaN, GaP, alloys thereof, derivatives thereof and combinations thereof. In general, the p-n structure comprises a Group III-V semiconductor and includes at least one of the group consisting of: gallium, aluminum, indium, phosphorus, nitrogen, and arsenic. In one embodiment the p-n structure comprises gallium arsenide material, and derivatives thereof.
- For example, in one embodiment the p-n structure comprises a p-type aluminum gallium arsenide layer or stack disposed above an n-type gallium arsenide layer or stack. In one example, the p-type aluminum gallium arsenide stack has a thickness within a range from about 100 nm to about 3,000 nm and the n-type gallium arsenide stack has a thickness within a range from about 100 nm to about 3,000 nm. In one example, the n-type gallium arsenide stack has a thickness within a range from about 700 nm to about 2500 nm.
- In another embodiment, the p-n structure comprises indium gallium phosphide material, and derivatives thereof. The indium gallium phosphide material may contain various indium gallium phosphide layers, such as an indium gallium phosphide, aluminum indium gallium phosphide, etc. For example, in one embodiment the p-n structure comprises a p-type aluminum indium gallium phosphide layer or stack disposed above an n-type indium gallium phosphide layer or stack.
- In one example, the p-type aluminum indium gallium phosphide stack has a thickness within a range from about 100 nm to about 3,000 nm and the n-type indium gallium phosphide stack has a thickness within a range from about 100 nm to about 3,000 nm. In one example, the n-type indium gallium phosphide stack has a thickness within a range from about 400 nm to about 1,500 nm.
- In another embodiment, the p-n structure comprises indium gallium arsenide phosphide material, and derivatives thereof. The indium gallium arsenide phosphide material may contain various indium gallium arsenide phosphide layers, such as an indium gallium phosphide, aluminum indium gallium phosphide, indium gallium arsenide phosphide, aluminum indium gallium arsenide phosphide etc. For example, in one embodiment the p-n structure comprises a p-type aluminum indium gallium phosphide layer or stack disposed above an n-type indium gallium arsenide phosphide layer or stack.
- In another embodiment, the p-n structure comprises aluminum indium gallium phosphide material, and derivatives thereof. The aluminum indium gallium phosphide material may contain various aluminum indium gallium phosphide layers, such as an aluminum indium phosphide, aluminum indium gallium phosphide, etc. For example, in one embodiment the p-n structure comprises a p-type aluminum indium phosphide layer or stack disposed above an n-type aluminum indium gallium phosphide layer or stack.
- In another embodiment, the p-n structure comprises multiple p-n junctions. Each p-n junction may contain various arsenide, nitride, and phosphide layers, such as GaAs, AlGaAs, InGaP, InGaAs, AlInGaP, AlInGaAs, InGaAsP, AlInGaAsP, GaN, InGaN, AlGaN, AlInGaN, GaP, alloys thereof, derivatives thereof and combinations thereof. In general each p-n junction comprises a Group III-V semiconductor and includes at least one of the group consisting of: gallium, aluminum, indium, phosphorus, nitrogen, and arsenic.
- Furthermore, the junction formed between the two layers can be a heterojunction that is, the N-layer and P-layer could be of different material or a homojunction, that is, both the N-layer and P-layer could be the same material (both layers being GaAs or both layers InGaP, for example) and that would be within the spirit and scope of the present invention. Also the p-n structure could have either doping polarity, with n-type material at the top of the device and p-type material at the bottom, or alternatively with p-type material at the top of the device and n-type material at the bottom. Furthermore, the optoelectronic device could be comprised of multiple p-n layers grown in series, for example, to form a multijunction photovoltaic cell.
- In some embodiments, the p-n structure may comprise a textured surface. This textured surface can improve the scattering of light at that surface, as well as improve adhesion to both metal and dielectric layers. In some embodiments, the texturing is achieved during the growth of the materials that comprise the p-n structure. This may be achieved at least in part for by exploiting a lattice mismatch between at least two materials in the p-n structure, for example in a Stranski-Krastanov process or a Volmer-Weber process. In another embodiment, a layer in or on the p-n structure may act as an etch mask and texturing can be provided by an etching process. In yet another embodiment, texturing may be provided by physical abrasion such as sandpaper or sandblasting or particle blasting or similar processes.
- In addition, in an embodiment, the back side and/or the front side of the p-n structure can be textured to improve light scattering into and/or out of the device.
- Referring back to
FIG. 1 , a dielectric layer is then patterned on the p-n structure, via step 104 providing one or more openings for electrical contacts. In one embodiment, a dielectric layer with an array of openings is disposed on a p-n structure, forming a plurality of apertures extending into the p-n structure. In an embodiment, the openings for electrical contacts may be patterned such that front metal contacts and openings for electrical contact to back metal layer are offset to prevent short circuits. In another embodiment, the front and back metal contacts may be aligned. - In an embodiment, the dielectric layer is disposed by using various methods such as but not limited to spin coating, dip coating, spray coating, physical vapor deposition (PVD) (including sputtering, evaporation, and electron-beam evaporation, etc.), chemical vapor deposition (CVD) (including metalorganic chemical vapor deposition (MOCVD), atmospheric pressure chemical vapor deposition (APCVD), low pressure chemical vapor deposition (LPCVD), plasma-enhanced chemical vapor deposition (PECVD), ion-beam assisted chemical vapor deposition (IBAD CVD), etc.), atomic layer deposition (ALD), powder coating, sol gel, chemical bath deposition (CBD), close space sublimation (CSS), inkjet printing, screen printing and lamination. The patterning of the dielectric layer can achieved either directly during the dielectric disposition process, for example in a printing process or by using a shadow mask, or indirectly in a process subsequent to the disposition process by using various techniques comprising wet or dry etching through the dielectric layer, patterning the dielectric layer using photolithography, electron-beam lithography, imprint lithography, and laser ablation etc.
- What is meant by “directly patterning” is that the pattern is provided during the dielectric deposition in an additive process, without the need for a subsequent subtractive step to remove significant amounts of dielectric to form the pattern, for example using inkjet printing, shadow masking, or screen printing, etc. What is meant by “indirect patterning” is that there is a patterning step subsequent to the dielectric deposition step, usually in a subtractive process or combination of processes, such as in wet or dry etching, photolithography, electron-beam lithography, imprint lithography, or laser ablation, etc.
- For depositing a dielectric layer using an inkjet printing technique, a dielectric material of specific viscosity and drying properties is used such that the dielectric material is liquid during the application process and becomes solid after optional curing. Depending on the properties of the dielectric material used, it can be cured at elevated temperature or under ultraviolet light if required, or simply at room temperature, for example by evaporation of solvent components in the dielectric material. If the dielectric material used is photosensitive it may be cured using light and if the dielectric material used is not photosensitive it may be cured using heat. For some dielectric materials a combination of light and heat may be used for curing.
- The dielectric layer may have a thickness within a range from about 10 nm to about 10 μm, preferably, from about 20 nm to about 2000 nm, and more preferably, from about 50 nm to about 1000 nm. In some embodiments, the thickness of the dielectric layer may differ substantially based on the technique used for deposition of the dielectric layer. For example, the thickness of the dielectric layer deposited using screen printing may be different from that deposited using inkjet printing. For example, typical film thickness obtained using inkjet printing after curing is in the range of about 10 nm to about 10 μm, more typically in the range of about 100 nm to about 1000 nm, more typically about 500 nm. Thinner layers are generally harder to control as they require better control of the spreading.
- In some embodiments, the dielectric layer has openings to provide for electrical connection between layers above and below the dielectric. Each opening within the dielectric layer may have a diameter within a range from about 5μ to about 1000 μm, and preferably from about 20 μm to about 500 μm. Typical via width obtained by inkjet printing is in the range of about 10 μm to about 1000 μm, for example 50 μm-500 μm, and more typically 60 μm-250 μm. Smaller via width is generally preferred but is generally harder to control. In other embodiments the dielectric layer has no openings and an electrical connection is provided by the dielectric layer itself.
- In one embodiment, the dielectric layer comprises organic or inorganic dielectric materials that are resistant to etching by acids such as hydrochloric acid, sulfuric acid or hydrofluoric acid, for example during an epitaxial lift off (ELO) process. The dielectric materials can also be transparent and provide adhesion to both metal and semiconductor layers. The dielectric materials can also be electrically insulating or electrically conducting. The organic dielectric materials may comprise any of polyolefin, polycarbonate, polyester, epoxy, fluoropolymer, derivatives thereof and combinations thereof. The inorganic dielectric materials may comprise any of arsenic trisulfide, arsenic selenide, α-alumina (sapphire), magnesium fluoride, calcium fluoride, diamond, derivatives thereof and combinations thereof.
- In some embodiments, the dielectric layer contains a dielectric material with a refractive index within a range from about 1 to about 3. In an embodiment, the dielectric layer can be physically or optically textured. The physical and/or optical texture may be provided by embedding particles within the dielectric material. In this embodiment, the dielectric material comprises particles such as alumina, titania, silica or combinations thereof, to scatter light, disposed on a p-n structure.
- In an embodiment, the dielectric layer contains a dielectric material whose coefficient of thermal expansion (CTE) is similar to that of the Group III-V semiconductor onto which it is disposed. In another embodiment the CTE of the dielectric materials in the dielectric layer are dissimilar from that of the Group III-V semiconductor onto which they are disposed.
- In another embodiment, the dielectric layer comprises a textured surface to scatter light and improve adhesion to both metal and semiconductor layers. Texturing of the dielectric surface can be achieved by particle or other mask deposition followed by etching, particle blasting, mechanical imprinting such as imprint lithography or stamping, laser ablation, wet etching or dry etching.
- In another embodiment, the dielectric layer comprises a surface diffraction grating to disperse light. The pitch and facet profile of the surface diffraction grating is chosen such that at the band gap wavelength: 1. Zeroth order diffraction is minimized and 2. First order diffraction angle is higher than the angle of total internal reflection. The diffraction grating with increased angle allows more light to be diffracted into the optoelectronic device. Grating of the dielectric surface may be accomplished by mechanical imprinting such as but not limited to imprint lithography, imprint stamping or laser ablation. Alternatively, other techniques such as photolithography, electron-beam lithography, interference lithography, etc. may be used.
- Adhesion between the p-n structure and the dielectric material can be improved by texturing the p-n structure or the dielectric layer as described above, or chemically, for example with alkylphosphonate monolayers or derivatives thereof. The adhesion layer may have a thickness within a range from about a monolayer to about 100 Å. The dielectric adhesion layer may be deposited by a variety of techniques including, but not limited to, atomic layer deposition (ALD), spincoating, inkjetting, chemical bath deposition (CBD) or dipcoating techniques.
- Referring again back to
FIG. 1 , a metallic layer is then disposed on the dielectric layer. In some embodiments, in which the dielectric layer has been provided with openings viastep 106, the metallic layer makes one or more contacts with the p-n structure through these openings. - The metallic layer may contain at least one metal, such as silver, gold, aluminum, nickel, copper, platinum, palladium, molybdenum, tungsten, titanium, chromium, alloys thereof, derivatives thereof, and combinations thereof. In specific examples, the metallic layer may contain silver, copper, or gold. The metallic layer may have a thickness within a range from about 1 nm to about 10,000 nm, preferably, from about 10 nm to about 4000 nm.
- In an embodiment, the metallic layer may comprise one or more layers made of the same or different metals. For example, the metallic layer may comprise an adhesion layer comprising materials such as but not limited to nickel, molybdenum, tungsten, titanium, chromium, palladium, alloys thereof, derivatives thereof, or combinations thereof with a thickness less than 100 nm, and preferably less than 20 nm, along with a reflector layer comprising materials such as but not limited to silver, gold, aluminum, copper, platinum, alloys thereof, derivatives thereof, or combinations thereof with a thickness more than 50 nm.
- Additional metallic layers may be also deposited, for example to improve the electrical or mechanical properties of the combination of metal layers, and may comprise a back metal with varying thickness. In another embodiment, metallic contacts may be formed separately from the metallic layer. For example the metal in the apertures in the dielectric may be deposited prior to the dielectric deposition or prior to the metal reflector.
- In an embodiment, the metallic layer comprises a metallic reflector layer disposed on or over the dielectric layer, and a plurality of reflector protrusions formed within the dielectric layer extending from the metallic reflector layer and into the p-n structure. In an embodiment, the metallic reflector layer may be textured. The metallic reflector layer thus formed may be on the back side of the optoelectronic device. For example, if the optoelectronic device is a photovoltaic device, the metallic reflector may be on the side of the device away from incident light.
- The metallic reflector may contain at least one metal, such as silver, gold, aluminum, nickel, copper, platinum, palladium, alloys thereof, derivatives thereof, and combinations thereof. In specific examples, the metallic reflector layer may contain silver, copper, aluminum, platinum, or gold, alloys thereof, derivatives thereof, or combinations thereof. The metallic reflector layer may have a thickness within a range from about 1 nm to about 10,000 nm or greater. In some examples, the thickness of the metallic reflector layer may be from about 10 nm to about 4000 nm.
- Similarly, the reflector protrusions contain at least one metal, such as silver, gold, aluminum, nickel, copper, platinum, palladium, molybdenum, tungsten, titanium, chromium, alloys thereof, derivatives thereof, and combinations thereof. In specific examples, the reflector protrusions may contain silver, copper, or gold. Each protrusion may have a diameter within a range from about 5 μm to about 100 μm, and preferably from about 50 μm to about 500 μm. Each protrusion may have a length within a range from about 10 nm to about 10 μm, such as from about 50 nm to about 1000 nm. In some embodiments the reflector protrusion diameter or length may be defined by the vias in the dielectric, and the dielectric layer thickness, respectively.
- In an embodiment, under the reflector protrusions there is an adhesion layer comprising materials such as but not limited to nickel, molybdenum, tungsten, titanium, chromium, palladium, alloys thereof, derivatives thereof, or combinations thereof. The adhesion layer may have a thickness within a range from about 1 Å to about 100 nm. The metallic adhesion layer may be deposited by a variety of techniques including, but not limited to, PVD (including evaporation and sputtering for example), electroless plating, electroplating, ALD, or CVD techniques.
- In an embodiment, above the metallic layer are additional layers such as an adhesive, epoxy, or glue layer and above that layer there is a carrier layer such as a plastic. This can act as a handle material to hold the p-n structure, dielectric layer, and metal layer after a lift off step such as epitaxial liftoff (ELO). The mechanical properties of the adhesive and carrier layers may also affect the liftoff process itself, for example by affecting the overall stiffness of the combined handle, adhesive, p-n structure, dielectric layer, and metal layer structure during the liftoff. The carrier layer may also be flexible.
- Referring back to
FIG. 1 , the p-n structure, the dielectric layer and the metal layer are then lifted off the substrate, viastep 108. In some embodiments a thin film optoelectronic device is subsequently removed from a support substrate or wafer, for example during an epitaxial lift off (ELO) process, a laser lift off (LLO) process, ion implantation and liftoff, liftoff by etching of a buried oxide layer or a buried porous layer, or a spalling process etc., where the thin film optoelectronic device compromises the p-n structure, the patterned dielectric layer, and the metal layer. The thin film optoelectronic devices thus formed may be flexible, single crystal devices. - In an embodiment, the optoelectronic device can include a plurality of non-continuous metal contacts that improve the reflectivity and reduce the power losses associated with the configuration of the back surface of the device. By reducing the amount of metal in direct contact with the semiconductor, plasmonic losses at the back contact are reduced, improving the angle-averaged reflectivity of the back contact, which in turn increases the minority carrier density in the device under illumination, improving the external fluorescence of the device and reducing the loss of recycled band edge photons within the device. These features are of particular importance in a photovoltaic cell and for light-emitting diode (LED) applications. For example, in a photovoltaic cell, a dielectric reflector may increase the open-circuit and operating voltage of the device. Accordingly, described below in conjunction with the accompanying figures are multiple embodiments of an optoelectronic device which utilizes such contacts.
- By “non-continuous” metal contacts it is not necessarily implied that the metal contacts are disconnected. The metal contacts could be all connected together, or they could be disconnected. The metal contacts may be disconnected in this sense if for example there is an array of separate of contacts between the metal and the p-n structure. The metal contacts may be connected in this sense if for example there is a connected “finger” pattern where the metal connects to the p-n structure, such that metal does not contact the entirety of the p-n structure surface. The metal may also be connected to each other through the metallic layer itself. The front metal contacts may be non-continuous yet connected, in that they do not cover the entire front surface of the device (which would block the incident sunlight in the case of a photovoltaic cell, or the exiting light in the case of an LED), and yet are connected such that power can be input or extracted by making contact to a single point on the top metal of the device (in addition to making connection to the back of the device).
- The non-continuous metal contacts in any of the above mentioned embodiments can be arranged such that there is no alignment (in the sense of an imaginary perpendicular line drawn directly through the device) between the contacts on the top of the device and the plurality of non-continuous metal contacts directly adjacent to the p-n structure material on the back of the device. Alternatively there may be some area of alignment, but reduced relative to the total area of the front metal. In some embodiments, there may still be alignment between the front metal and the back mirror or the reflective metal, but there may be a dielectric between them. In other embodiments there is no back mirror metal. In either case, this can provide an additional advantage in that the chance of a metal-on-metal short, either during device fabrication or after the device has aged, can be greatly reduced. This can improve manufacturing yield and product reliability. In other embodiments the degree of alignment between back metal and front metal is substantially unchanged.
- Finally, it is well understood by those of ordinary skill in the art that additional layers could exist either on top of the structures shown, or underneath them. For example, underneath the reflector metal there could be other support layers such as metals, polymers, glasses, or any combination thereof.
-
FIGS. 2 a-e depict different stages of fabrication of an optoelectronic device comprising a dielectric layer according to an embodiment of the invention in which the dielectric is patterned directly, for example using an inkjet printing technique. As shown inFIG. 2 a, ap-n structure 204 is disposed on asubstrate 202. Adielectric layer 206 is then disposed in a pattern on thep-n structure 204 as shown inFIG. 2 b, for example using inkjet printing. Thedielectric layer 206 is then optionally cured, for example using heat, light, and/or time. After curing there areopenings 208 through thedielectric layer 206 as shown inFIG. 2 c. The size and shape of the dielectric 206 and theopenings 208 may or may not change between patterned deposition and optional curing. Ametallic layer 210 in then disposed on top of thedielectric layer 206 with metal protrusions forming throughopenings 208 as shown inFIG. 2 d. The optoelectronic device thus formed is then lifted off the substrate using a lift off technique, for example, ELO. For example, in case of a photovoltaic device, once the device is lifted off, the metallic layer is on the back side of the device, away from the light facing side, as illustrated inFIG. 2 e, and the metallic layer as well as the metallic protrusions enhance the efficiency of the device by scattering the light passing through the device within the device. - In an embodiment, the
dielectric layer 206 comprises inkjet droplets. The inkjet droplets may wet the surface immediately on contact, at a wetting angle determined by the surface preparation and the associated surface energy. Thedroplets 206 may start spreading immediately and stop spreading once curing is complete and all the solvent has been driven out of the ink. The pitch may be unchanged during the cure but the droplet height may be reduced and droplet width may be increased. Defining the via size is a matter of controlling droplet volume, spreading rate (surface condition) and cure rate. In other embodiments involving direct patterning the droplets may be substantially unchanged between the deposition of the dielectric and any curing step. - In an embodiment, the optoelectronic device comprises a dielectric layer wherein the dielectric layer is patterned indirectly by using techniques such as etching or dissolving. For example, a
p-n structure 204 is disposed on asubstrate 202. A dielectric layer is then disposed on thep-n structure 204. The dielectric layer is then etched or dissolved to provide openings through the dielectric layer. A metallic layer is then disposed on top of the dielectric layer with metal protrusions forming through openings. -
FIGS. 3 a-f depict different stages of fabrication of an optoelectronic device comprising a p-n structure where the surface of the p-n structure is textured and a dielectric layer patterned using an indirect patterning technique, such as lithography, according to yet another embodiment of the invention. As shown inFIGS. 3 a and 3 b, a texturedp-n structure 304 is disposed on asubstrate 302. Adielectric layer 306 is then disposed on thep-n structure 304 as shown inFIG. 3 c. Thedielectric layer 306 is etched or dissolved to provideopenings 308 through thedielectric layer 306 as shown inFIG. 3 d. Ametallic layer 310 in then disposed on top of thedielectric layer 306 with metal protrusions forming throughopenings 308 as shown inFIG. 3 e. The optoelectronic device thus formed is then lifted off the substrate using a lift off technique, for example, ELO. For example, in case of a photovoltaic device, once the device is lifted off, the metallic layer is on the back side of the device, away from the light facing side, as illustrated inFIG. 3 f, and the metallic layer as well as the metallic protrusions enhance the efficiency of the device by scattering the light passing through the device within the device. - In an embodiment, the optoelectronic device comprises a p-n structure where the surface of the p-n structure is textured and a dielectric layer patterned using a direct patterning technique, such as inkjet printing. As shown in
FIGS. 3 a and 3 b, a texturedp-n structure 304 is disposed on asubstrate 302. A dielectric layer is then disposed in a pattern on thep-n structure 304. The dielectric layer is then optionally cured, for example using heat, light, and/or time. After curing there are openings through the dielectric layer. The size and shape of the dielectric and the openings may or may not change between patterned deposition and optional curing. A metallic layer in then disposed on top of the dielectric layer with metal protrusions forming through openings. -
FIGS. 4 a-e depict exemplary embodiments of an optoelectronic device comprising a dielectric layer after it is separated from the substrate according to the present invention.FIGS. 4 a-e generally depict different embodiments comprising ap-n structure 404, adielectric layer 406 and ametallic layer 410. As shown inFIGS. 4 a and 4 b, the surface of thep-n structure 404 can be smooth with patterneddielectric layer 406. As shown inFIGS. 4 c, 4 d and 4 e, the surface of the p-n structure can be textured. Thedielectric layer 406 may or may not conform to the surface texture of thep-n structure 404.FIGS. 4 a, 4 b and 4 e illustrate thedielectric layer 406 conforming to the surface texture of thep-n structure 404.FIGS. 4 c and 4 d illustrate thedielectric layer 406 not conforming to the surface texture of thep-n structure 404. Thedielectric layer 406 may be patterned indirectly as illustrated inFIGS. 4 b, 4 d and 4 e by a subtractive process such as wet or dry etching, photolithography, electron-beam lithography, imprint lithography, or laser ablation, etc. Alternatively, thedielectric layer 406 may be patterned directly as illustrated inFIGS. 4 a and 4 c by an additive process such as inkjet printing, shadow masking, or screen printing, etc. Thedielectric layer 406 may inherit the texture of the p-n structure, as shown inFIG. 4 e. Alternatively, the dielectric layer may have a different texture from the p-n structure, for example, because of an additional texturing step, or because of a property of the dielectric. Alternatively the dielectric may be smooth, as shown inFIG. 4 b. Themetallic layer 410 may also be textured (not shown) or smooth. - The
metal layer 410 may or may not conform to the structure of thedielectric layer 406. In a preferred embodiment, the surface of thep-n structure 404 is textured, with thedielectric layer 406 disposed on or over thep-n structure 404, where thedielectric layer 406 may not inherit the surface structure of thep-n structure 404, and ametal layer 410 disposed on or over thedielectric layer 406 with a texture conforming that of thedielectric layer 406. In an alternate embodiment, thedielectric layer 406 may inherit the surface structure of thep-n structure 404 and ametal layer 410 disposed on or over thedielectric layer 406 with a texture conforming to that of the dielectric layer 406 (not shown). -
FIG. 5 illustrates an optoelectronic device with front metal contacts after it is separated from the substrate according to an embodiment of the invention. As shown inFIG. 5 , adielectric layer 506 is disposed on ap-n structure 504. Thedielectric layer 506 can be patterned either directly or indirectly, as described above, to provideopenings 508 through thedielectric layer 506 as shown. Ametallic layer 510 is then disposed on top of thedielectric layer 506 with metal protrusions forming throughopenings 508. The optoelectronic device is also provided withfront metal contacts 512. In some embodiments thefront metal contacts 512 are arranged such that there is no alignment (in the sense of an imaginary perpendicular line drawn directly through the device) between thefront metal contacts 512 on the top of the device and the plurality of non-continuous metal contacts directly adjacent to the p-n structure material on the back of the device as illustrated by metal protrusions formed throughopenings 508. In another embodiment, the front and back metal contacts may be aligned. Optionally, an anti-reflection coating (ARC) may be deposited on the optoelectronic device as well (not shown in the figures). - In an embodiment, the front and/or back metal contacts can be deposited on the optoelectronic device before or after the device is separated from the substrate. In another embodiment, additional layers can be deposited on the optoelectronic device before or after the device is separated from the substrate.
- Although the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention. For example, the metal contacts on either the front side and/or the back side of a device can be replaced by a highly conductive yet transparent or semi-transparent layer, for example a transparent conductive oxide and that would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.
Claims (38)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/846,675 US20150380576A1 (en) | 2010-10-13 | 2015-09-04 | Optoelectronic device with dielectric layer and method of manufacture |
US15/006,003 US20160155881A1 (en) | 2009-10-23 | 2016-01-25 | Thin film iii-v optoelectronic device optimized for non-solar illumination sources |
PCT/US2016/014866 WO2016123074A1 (en) | 2015-01-27 | 2016-01-26 | Thin film iii-v optoelectronic device optimized for non-solar illumination sources |
PCT/US2016/052939 WO2017041116A1 (en) | 2015-09-04 | 2016-09-21 | Optoelectronic device with dielectric layer and method of manufacture |
US15/837,533 US10615304B2 (en) | 2010-10-13 | 2017-12-11 | Optoelectronic device with dielectric layer and method of manufacture |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/904,047 US9691921B2 (en) | 2009-10-14 | 2010-10-13 | Textured metallic back reflector |
US13/354,175 US9136422B1 (en) | 2012-01-19 | 2012-01-19 | Texturing a layer in an optoelectronic device for improved angle randomization of light |
US13/446,876 US20130270589A1 (en) | 2012-04-13 | 2012-04-13 | Optoelectronic device with non-continuous back contacts |
US14/452,393 US9502594B2 (en) | 2012-01-19 | 2014-08-05 | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching |
US14/846,675 US20150380576A1 (en) | 2010-10-13 | 2015-09-04 | Optoelectronic device with dielectric layer and method of manufacture |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/904,047 Continuation-In-Part US9691921B2 (en) | 2009-10-14 | 2010-10-13 | Textured metallic back reflector |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/605,108 Continuation-In-Part US8937244B2 (en) | 2008-10-23 | 2009-10-23 | Photovoltaic device |
US15/837,533 Division US10615304B2 (en) | 2010-10-13 | 2017-12-11 | Optoelectronic device with dielectric layer and method of manufacture |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150380576A1 true US20150380576A1 (en) | 2015-12-31 |
Family
ID=54931430
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/846,675 Abandoned US20150380576A1 (en) | 2009-10-23 | 2015-09-04 | Optoelectronic device with dielectric layer and method of manufacture |
US15/837,533 Expired - Fee Related US10615304B2 (en) | 2010-10-13 | 2017-12-11 | Optoelectronic device with dielectric layer and method of manufacture |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/837,533 Expired - Fee Related US10615304B2 (en) | 2010-10-13 | 2017-12-11 | Optoelectronic device with dielectric layer and method of manufacture |
Country Status (1)
Country | Link |
---|---|
US (2) | US20150380576A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10008628B2 (en) | 2012-01-19 | 2018-06-26 | Alta Devices, Inc. | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching |
US10601033B2 (en) | 2017-09-29 | 2020-03-24 | International Business Machines Corporation | High-performance rechargeable batteries having a spalled and textured cathode layer |
US10615304B2 (en) | 2010-10-13 | 2020-04-07 | Alta Devices, Inc. | Optoelectronic device with dielectric layer and method of manufacture |
US10622636B2 (en) | 2017-09-29 | 2020-04-14 | International Business Machines Corporation | High-capacity rechargeable battery stacks containing a spalled cathode material |
CN111639415A (en) * | 2020-04-30 | 2020-09-08 | 哈尔滨工业大学 | Solar spectrum absorption film layer design method |
CN112768550A (en) * | 2020-12-18 | 2021-05-07 | 中国电子科技集团公司第四十四研究所 | Structure for improving responsivity of back-illuminated photodiode and manufacturing method |
US11038080B2 (en) | 2012-01-19 | 2021-06-15 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
US11271133B2 (en) * | 2009-10-23 | 2022-03-08 | Utica Leaseco, Llc | Multi-junction optoelectronic device with group IV semiconductor as a bottom junction |
US11271128B2 (en) | 2009-10-23 | 2022-03-08 | Utica Leaseco, Llc | Multi-junction optoelectronic device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107919414A (en) * | 2017-12-04 | 2018-04-17 | 歌尔股份有限公司 | Method, manufacture method, device and the electronic equipment of micro- light emitting diode transfer |
CN109920874B (en) * | 2018-12-28 | 2021-04-20 | 中国电子科技集团公司第十八研究所 | Four-junction solar cell structure with high anti-irradiation capability and preparation method thereof |
WO2020163762A1 (en) * | 2019-02-07 | 2020-08-13 | Orthogonal, Inc. | Fluoropolymer resist structures having an undercut profile |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4419533A (en) * | 1982-03-03 | 1983-12-06 | Energy Conversion Devices, Inc. | Photovoltaic device having incident radiation directing means for total internal reflection |
US4543441A (en) * | 1983-02-14 | 1985-09-24 | Hitachi, Ltd. | Solar battery using amorphous silicon |
US4775639A (en) * | 1986-12-24 | 1988-10-04 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing Group III-V compound semiconductor solar battery |
US6452091B1 (en) * | 1999-07-14 | 2002-09-17 | Canon Kabushiki Kaisha | Method of producing thin-film single-crystal device, solar cell module and method of producing the same |
US20040112426A1 (en) * | 2002-12-11 | 2004-06-17 | Sharp Kabushiki Kaisha | Solar cell and method of manufacturing the same |
US20060144435A1 (en) * | 2002-05-21 | 2006-07-06 | Wanlass Mark W | High-efficiency, monolithic, multi-bandgap, tandem photovoltaic energy converters |
US20070199591A1 (en) * | 2004-07-07 | 2007-08-30 | Saint-Gobain Glass France | Photovoltaic Solar Cell and Solar Module |
US20100193002A1 (en) * | 2007-05-14 | 2010-08-05 | Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Semiconductor component, method for the production thereof, and use thereof |
US20100294349A1 (en) * | 2009-05-20 | 2010-11-25 | Uma Srinivasan | Back contact solar cells with effective and efficient designs and corresponding patterning processes |
US20120055541A1 (en) * | 2009-03-02 | 2012-03-08 | Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. | Front-and-back contact solar cells, and method for the production thereof |
US20120067423A1 (en) * | 2010-09-21 | 2012-03-22 | Amberwave, Inc. | Flexible Monocrystalline Thin Silicon Cell |
Family Cites Families (157)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3615853A (en) | 1970-01-28 | 1971-10-26 | Nasa | Solar cell panels with light-transmitting plate |
US3838359A (en) | 1973-11-23 | 1974-09-24 | Bell Telephone Labor Inc | Gain asymmetry in heterostructure junction lasers operating in a fundamental transverse mode |
JPS5758075B2 (en) | 1974-10-19 | 1982-12-08 | Sony Corp | |
US4017332A (en) | 1975-02-27 | 1977-04-12 | Varian Associates | Solar cells employing stacked opposite conductivity layers |
US3990101A (en) | 1975-10-20 | 1976-11-02 | Rca Corporation | Solar cell device having two heterojunctions |
US4107723A (en) | 1977-05-02 | 1978-08-15 | Hughes Aircraft Company | High bandgap window layer for GaAs solar cells and fabrication process therefor |
US4094704A (en) | 1977-05-11 | 1978-06-13 | Milnes Arthur G | Dual electrically insulated solar cells |
FR2404307A1 (en) | 1977-09-27 | 1979-04-20 | Centre Nat Etd Spatiales | DOUBLE HETEROJUNCTION SOLAR CELLS AND MOUNTING DEVICE |
US4197141A (en) | 1978-01-31 | 1980-04-08 | Massachusetts Institute Of Technology | Method for passivating imperfections in semiconductor materials |
US4410758A (en) | 1979-03-29 | 1983-10-18 | Solar Voltaic, Inc. | Photovoltaic products and processes |
US4295002A (en) | 1980-06-23 | 1981-10-13 | International Business Machines Corporation | Heterojunction V-groove multijunction solar cell |
US4444992A (en) | 1980-11-12 | 1984-04-24 | Massachusetts Institute Of Technology | Photovoltaic-thermal collectors |
US4338480A (en) | 1980-12-29 | 1982-07-06 | Varian Associates, Inc. | Stacked multijunction photovoltaic converters |
US4400221A (en) | 1981-07-08 | 1983-08-23 | The United States Of America As Represented By The Secretary Of The Air Force | Fabrication of gallium arsenide-germanium heteroface junction device |
US4385198A (en) | 1981-07-08 | 1983-05-24 | The United States Of America As Represented By The Secretary Of The Air Force | Gallium arsenide-germanium heteroface junction device |
US4571448A (en) | 1981-11-16 | 1986-02-18 | University Of Delaware | Thin film photovoltaic solar cell and method of making the same |
US4479027A (en) | 1982-09-24 | 1984-10-23 | Todorof William J | Multi-layer thin-film, flexible silicon alloy photovoltaic cell |
US4497974A (en) | 1982-11-22 | 1985-02-05 | Exxon Research & Engineering Co. | Realization of a thin film solar cell with a detached reflector |
US4582952A (en) | 1984-04-30 | 1986-04-15 | Astrosystems, Inc. | Gallium arsenide phosphide top solar cell |
JPH077148B2 (en) | 1985-03-14 | 1995-01-30 | セイコーエプソン株式会社 | Optical liquid shutter |
US4633030A (en) | 1985-08-05 | 1986-12-30 | Holobeam, Inc. | Photovoltaic cells on lattice-mismatched crystal substrates |
US4667059A (en) | 1985-10-22 | 1987-05-19 | The United States Of America As Represented By The United States Department Of Energy | Current and lattice matched tandem solar cell |
JPS63211775A (en) | 1987-02-27 | 1988-09-02 | Mitsubishi Electric Corp | Compound semiconductor solar cell |
JP2732524B2 (en) | 1987-07-08 | 1998-03-30 | 株式会社日立製作所 | Photoelectric conversion device |
US5116427A (en) | 1987-08-20 | 1992-05-26 | Kopin Corporation | High temperature photovoltaic cell |
US4773945A (en) | 1987-09-14 | 1988-09-27 | Ga Technologies, Inc. | Solar cell with low infra-red absorption and method of manufacture |
US4889656A (en) | 1987-10-30 | 1989-12-26 | Minnesota Mining And Manufacturing Company | Perfluoro(cycloaliphatic methyleneoxyalkylene) carbonyl fluorides and derivatives thereof |
US4989059A (en) | 1988-05-13 | 1991-01-29 | Mobil Solar Energy Corporation | Solar cell with trench through pn junction |
JPH02135786A (en) | 1988-11-16 | 1990-05-24 | Mitsubishi Electric Corp | Solar battery cell |
US5103268A (en) | 1989-03-30 | 1992-04-07 | Siemens Solar Industries, L.P. | Semiconductor device with interfacial electrode layer |
US5217539A (en) | 1991-09-05 | 1993-06-08 | The Boeing Company | III-V solar cells and doping processes |
US5101260A (en) | 1989-05-01 | 1992-03-31 | Energy Conversion Devices, Inc. | Multilayer light scattering photovoltaic back reflector and method of making same |
US5136351A (en) | 1990-03-30 | 1992-08-04 | Sharp Kabushiki Kaisha | Photovoltaic device with porous metal layer |
JP2722761B2 (en) | 1990-04-02 | 1998-03-09 | 日立電線株式会社 | GaAs solar cell |
US5223043A (en) | 1991-02-11 | 1993-06-29 | The United States Of America As Represented By The United States Department Of Energy | Current-matched high-efficiency, multijunction monolithic solar cells |
US5385960A (en) | 1991-12-03 | 1995-01-31 | Rohm And Haas Company | Process for controlling adsorption of polymeric latex on titanium dioxide |
US5356488A (en) | 1991-12-27 | 1994-10-18 | Rudolf Hezel | Solar cell and method for its manufacture |
US5231931A (en) | 1992-01-23 | 1993-08-03 | J. Muller International | Rapid transit viaduct system |
US5230746A (en) | 1992-03-03 | 1993-07-27 | Amoco Corporation | Photovoltaic device having enhanced rear reflecting contact |
US5465009A (en) | 1992-04-08 | 1995-11-07 | Georgia Tech Research Corporation | Processes and apparatus for lift-off and bonding of materials and devices |
US5330585A (en) | 1992-10-30 | 1994-07-19 | Spectrolab, Inc. | Gallium arsenide/aluminum gallium arsenide photocell including environmentally sealed ohmic contact grid interface and method of fabricating the cell |
US5342453A (en) | 1992-11-13 | 1994-08-30 | Midwest Research Institute | Heterojunction solar cell |
US5316593A (en) | 1992-11-16 | 1994-05-31 | Midwest Research Institute | Heterojunction solar cell with passivated emitter surface |
US5376185A (en) | 1993-05-12 | 1994-12-27 | Midwest Research Institute | Single-junction solar cells with the optimum band gap for terrestrial concentrator applications |
US5468652A (en) | 1993-07-14 | 1995-11-21 | Sandia Corporation | Method of making a back contacted solar cell |
US5405453A (en) | 1993-11-08 | 1995-04-11 | Applied Solar Energy Corporation | High efficiency multi-junction solar cell |
JP3646940B2 (en) | 1994-11-01 | 2005-05-11 | 松下電器産業株式会社 | Solar cell |
JPH09213206A (en) | 1996-02-06 | 1997-08-15 | Hamamatsu Photonics Kk | Transmission type photoelectric surface, manufacture thereof and photoelectric transfer tube using the transmission type photoelectric surface |
US6166218A (en) | 1996-11-07 | 2000-12-26 | Ciba Specialty Chemicals Corporation | Benzotriazole UV absorbers having enhanced durability |
US6281426B1 (en) | 1997-10-01 | 2001-08-28 | Midwest Research Institute | Multi-junction, monolithic solar cell using low-band-gap materials lattice matched to GaAs or Ge |
DE69828936T2 (en) | 1997-10-27 | 2006-04-13 | Sharp K.K. | Photoelectric converter and its manufacturing method |
US6231931B1 (en) | 1998-03-02 | 2001-05-15 | John S. Blazey | Method of coating a substrate with a structural polymer overlay |
US6166318A (en) | 1998-03-03 | 2000-12-26 | Interface Studies, Inc. | Single absorber layer radiated energy conversion device |
US6278054B1 (en) | 1998-05-28 | 2001-08-21 | Tecstar Power Systems, Inc. | Solar cell having an integral monolithically grown bypass diode |
US6103970A (en) | 1998-08-20 | 2000-08-15 | Tecstar Power Systems, Inc. | Solar cell having a front-mounted bypass diode |
EP0993052B1 (en) | 1998-09-28 | 2009-01-14 | Sharp Kabushiki Kaisha | Space solar cell |
US6150603A (en) | 1999-04-23 | 2000-11-21 | Hughes Electronics Corporation | Bilayer passivation structure for photovoltaic cells |
JP3619053B2 (en) | 1999-05-21 | 2005-02-09 | キヤノン株式会社 | Method for manufacturing photoelectric conversion device |
JP2001127326A (en) | 1999-08-13 | 2001-05-11 | Oki Electric Ind Co Ltd | Semiconductor substrate, method of manufacturing the same, solar cell using the same and manufacturing method thereof |
US6858462B2 (en) | 2000-04-11 | 2005-02-22 | Gratings, Inc. | Enhanced light absorption of solar cells and photodetectors by diffraction |
US6368929B1 (en) | 2000-08-17 | 2002-04-09 | Motorola, Inc. | Method of manufacturing a semiconductor component and semiconductor component thereof |
WO2002065553A1 (en) | 2001-02-09 | 2002-08-22 | Midwest Research Institute | Isoelectronic co-doping |
US20030070707A1 (en) | 2001-10-12 | 2003-04-17 | King Richard Roland | Wide-bandgap, lattice-mismatched window layer for a solar energy conversion device |
US6864414B2 (en) | 2001-10-24 | 2005-03-08 | Emcore Corporation | Apparatus and method for integral bypass diode in solar cells |
AU2002252110A1 (en) | 2002-02-27 | 2003-09-09 | Midwest Research Institute | Monolithic photovoltaic energy conversion device |
TW538481B (en) | 2002-06-04 | 2003-06-21 | Univ Nat Cheng Kung | InGaP/AlGaAs/GaAs hetero-junction bipolar transistor with zero conduction band discontinuity |
US20060162767A1 (en) | 2002-08-16 | 2006-07-27 | Angelo Mascarenhas | Multi-junction, monolithic solar cell with active silicon substrate |
AU2003297649A1 (en) | 2002-12-05 | 2004-06-30 | Blue Photonics, Inc. | High efficiency, monolithic multijunction solar cells containing lattice-mismatched materials and methods of forming same |
US7812249B2 (en) | 2003-04-14 | 2010-10-12 | The Boeing Company | Multijunction photovoltaic cell grown on high-miscut-angle substrate |
US8664525B2 (en) | 2003-05-07 | 2014-03-04 | Imec | Germanium solar cell and method for the production thereof |
US7038250B2 (en) | 2003-05-28 | 2006-05-02 | Kabushiki Kaisha Toshiba | Semiconductor device suited for a high frequency amplifier |
US7659475B2 (en) | 2003-06-20 | 2010-02-09 | Imec | Method for backside surface passivation of solar cells and solar cells with such passivation |
JP4086875B2 (en) | 2003-09-09 | 2008-05-14 | 旭化成エレクトロニクス株式会社 | Infrared sensor IC, infrared sensor and manufacturing method thereof |
EP2469605A3 (en) | 2004-02-20 | 2014-03-05 | Sharp Kabushiki Kaisha | Substrate for photoelectric conversion device, photoelectric conversion device, and stacked photoelectric conversion device |
US20060021565A1 (en) * | 2004-07-30 | 2006-02-02 | Aonex Technologies, Inc. | GaInP / GaAs / Si triple junction solar cell enabled by wafer bonding and layer transfer |
US7566948B2 (en) | 2004-10-20 | 2009-07-28 | Kopin Corporation | Bipolar transistor with enhanced base transport |
JP4959127B2 (en) | 2004-10-29 | 2012-06-20 | 三菱重工業株式会社 | Photoelectric conversion device and substrate for photoelectric conversion device |
US8772628B2 (en) | 2004-12-30 | 2014-07-08 | Alliance For Sustainable Energy, Llc | High performance, high bandgap, lattice-mismatched, GaInP solar cells |
US7375378B2 (en) | 2005-05-12 | 2008-05-20 | General Electric Company | Surface passivated photovoltaic devices |
US11211510B2 (en) | 2005-12-13 | 2021-12-28 | The Boeing Company | Multijunction solar cell with bonded transparent conductive interlayer |
KR20070063731A (en) | 2005-12-15 | 2007-06-20 | 엘지전자 주식회사 | Method of fabricating substrate with nano pattern and light emitting device using the substrate |
US10069026B2 (en) | 2005-12-19 | 2018-09-04 | The Boeing Company | Reduced band gap absorber for solar cells |
US7863157B2 (en) | 2006-03-17 | 2011-01-04 | Silicon Genesis Corporation | Method and structure for fabricating solar cells using a layer transfer process |
US20070277874A1 (en) | 2006-05-31 | 2007-12-06 | David Francis Dawson-Elli | Thin film photovoltaic structure |
US20100047959A1 (en) | 2006-08-07 | 2010-02-25 | Emcore Solar Power, Inc. | Epitaxial Lift Off on Film Mounted Inverted Metamorphic Multijunction Solar Cells |
US8937243B2 (en) | 2006-10-09 | 2015-01-20 | Solexel, Inc. | Structures and methods for high-efficiency pyramidal three-dimensional solar cells |
JP4986138B2 (en) | 2006-11-15 | 2012-07-25 | 独立行政法人産業技術総合研究所 | Method for manufacturing mold for optical element having antireflection structure |
US20080128020A1 (en) | 2006-11-30 | 2008-06-05 | First Solar, Inc. | Photovoltaic devices including a metal stack |
US20080245409A1 (en) | 2006-12-27 | 2008-10-09 | Emcore Corporation | Inverted Metamorphic Solar Cell Mounted on Flexible Film |
JP2008181965A (en) | 2007-01-23 | 2008-08-07 | Sharp Corp | Laminated optoelectric converter and its fabrication process |
US8257998B2 (en) | 2007-02-15 | 2012-09-04 | Massachusetts Institute Of Technology | Solar cells with textured surfaces |
US20100006143A1 (en) | 2007-04-26 | 2010-01-14 | Welser Roger E | Solar Cell Devices |
US8852467B2 (en) | 2007-05-31 | 2014-10-07 | Nthdegree Technologies Worldwide Inc | Method of manufacturing a printable composition of a liquid or gel suspension of diodes |
US7875945B2 (en) | 2007-06-12 | 2011-01-25 | Guardian Industries Corp. | Rear electrode structure for use in photovoltaic device such as CIGS/CIS photovoltaic device and method of making same |
GB0719554D0 (en) | 2007-10-05 | 2007-11-14 | Univ Glasgow | semiconductor optoelectronic devices and methods for making semiconductor optoelectronic devices |
US20120125256A1 (en) | 2007-10-06 | 2012-05-24 | Solexel, Inc. | Apparatus and method for repeatedly fabricating thin film semiconductor substrates using a template |
US8198528B2 (en) | 2007-12-14 | 2012-06-12 | Sunpower Corporation | Anti-reflective coating with high optical absorption layer for backside contact solar cells |
JPWO2009128324A1 (en) | 2008-04-17 | 2011-08-04 | 三菱電機株式会社 | Substrate roughening method and photovoltaic device manufacturing method |
US8193609B2 (en) | 2008-05-15 | 2012-06-05 | Triquint Semiconductor, Inc. | Heterojunction bipolar transistor device with electrostatic discharge ruggedness |
US20090288703A1 (en) | 2008-05-20 | 2009-11-26 | Emcore Corporation | Wide Band Gap Window Layers In Inverted Metamorphic Multijunction Solar Cells |
KR20110042052A (en) | 2008-06-11 | 2011-04-22 | 솔라 임플란트 테크놀로지스 아이엔씨. | Solar cell fabrication with faceting and ion implantation |
TW201013961A (en) | 2008-07-16 | 2010-04-01 | Applied Materials Inc | Hybrid heterojunction solar cell fabrication using a metal layer mask |
EP2327106A4 (en) | 2008-09-16 | 2015-09-30 | Lg Electronics Inc | Solar cell and texturing method thereof |
WO2010036805A2 (en) | 2008-09-24 | 2010-04-01 | Massachusetts Institute Of Technology | Photon processing with nanopatterned materials |
CN102187470A (en) | 2008-10-17 | 2011-09-14 | 株式会社爱发科 | Manufacturing method for solar cell |
US8866005B2 (en) | 2008-10-17 | 2014-10-21 | Kopin Corporation | InGaP heterojunction barrier solar cells |
US20120104460A1 (en) | 2010-11-03 | 2012-05-03 | Alta Devices, Inc. | Optoelectronic devices including heterojunction |
TW201029196A (en) | 2008-10-23 | 2010-08-01 | Alta Devices Inc | Thin absorber layer of a photovoltaic device |
WO2010048537A2 (en) | 2008-10-23 | 2010-04-29 | Alta Devices, Inc. | Photovoltaic device |
CN102257628A (en) | 2008-10-23 | 2011-11-23 | 奥塔装置公司 | Integration of a photovoltaic device |
WO2010048550A2 (en) | 2008-10-23 | 2010-04-29 | Alta Devices, Inc. | Photovoltaic device with back side contacts |
WO2010048547A2 (en) | 2008-10-23 | 2010-04-29 | Alta Devices, Inc. | Photovoltaic device with increased light trapping |
US20130288418A1 (en) | 2008-11-13 | 2013-10-31 | Solexel, Inc. | Method for fabricating a three-dimensional thin-film semiconductor substrate from a template |
WO2010062991A1 (en) | 2008-11-26 | 2010-06-03 | Microlink Devices, Inc. | Solar cell with a backside via to contact the emitter layer |
US20100132774A1 (en) | 2008-12-11 | 2010-06-03 | Applied Materials, Inc. | Thin Film Silicon Solar Cell Device With Amorphous Window Layer |
JP5559704B2 (en) | 2009-02-03 | 2014-07-23 | 株式会社カネカ | MANUFACTURING METHOD FOR SUBSTRATE WITH TRANSPARENT CONDUCTIVE FILM, MULTI-JUNCTION TYPE THIN-FILM PHOTOELECTRIC CONVERSION DEVICE AND LIGHT-EMITTING DEVICE |
GB2501432B (en) | 2009-02-19 | 2013-12-04 | Iqe Silicon Compounds Ltd | Photovoltaic cell |
US8664515B2 (en) | 2009-03-16 | 2014-03-04 | National Cheng Kung University | Solar concentrator |
US9099584B2 (en) | 2009-04-24 | 2015-08-04 | Solexel, Inc. | Integrated three-dimensional and planar metallization structure for thin film solar cells |
WO2010124059A2 (en) | 2009-04-24 | 2010-10-28 | Wakonda Technologies, Inc. | Crystalline thin-film photovoltaic structures and methods for forming the same |
DE102009042018A1 (en) | 2009-09-21 | 2011-03-24 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | solar cell |
US9691921B2 (en) | 2009-10-14 | 2017-06-27 | Alta Devices, Inc. | Textured metallic back reflector |
CN102044593A (en) | 2009-10-19 | 2011-05-04 | 杜邦太阳能有限公司 | Process of manufacturing TCO substrate with light trapping feature and device thereof |
US20160155881A1 (en) | 2009-10-23 | 2016-06-02 | Alta Devices, Inc. | Thin film iii-v optoelectronic device optimized for non-solar illumination sources |
US9502594B2 (en) | 2012-01-19 | 2016-11-22 | Alta Devices, Inc. | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching |
US20130270589A1 (en) | 2012-04-13 | 2013-10-17 | Alta Devices, Inc. | Optoelectronic device with non-continuous back contacts |
US20150380576A1 (en) | 2010-10-13 | 2015-12-31 | Alta Devices, Inc. | Optoelectronic device with dielectric layer and method of manufacture |
US20170141256A1 (en) | 2009-10-23 | 2017-05-18 | Alta Devices, Inc. | Multi-junction optoelectronic device with group iv semiconductor as a bottom junction |
US9136422B1 (en) | 2012-01-19 | 2015-09-15 | Alta Devices, Inc. | Texturing a layer in an optoelectronic device for improved angle randomization of light |
US9768329B1 (en) | 2009-10-23 | 2017-09-19 | Alta Devices, Inc. | Multi-junction optoelectronic device |
EP2341558B1 (en) | 2009-12-30 | 2019-04-24 | IMEC vzw | Method of manufacturing a semiconductor device |
DE102010020994B4 (en) | 2010-01-27 | 2022-01-27 | Interpane Entwicklungs-Und Beratungsgesellschaft Mbh | Method of making a coated article using texture etching |
US8604332B2 (en) | 2010-03-04 | 2013-12-10 | Guardian Industries Corp. | Electronic devices including transparent conductive coatings including carbon nanotubes and nanowire composites, and methods of making the same |
US8999857B2 (en) | 2010-04-02 | 2015-04-07 | The Board Of Trustees Of The Leland Stanford Junior University | Method for forming a nano-textured substrate |
US20120024336A1 (en) | 2010-07-27 | 2012-02-02 | Jeong-Mo Hwang | Charge control of solar cell passivation layers |
CA2829242A1 (en) | 2010-08-07 | 2012-02-16 | Arjun Daniel Srinivas | Device components with surface-embedded additives and related manufacturing methods |
US8642883B2 (en) | 2010-08-09 | 2014-02-04 | The Boeing Company | Heterojunction solar cell |
NL2005261C2 (en) | 2010-08-24 | 2012-02-27 | Solland Solar Cells B V | Back contacted photovoltaic cell with an improved shunt resistance. |
US20120104411A1 (en) | 2010-10-29 | 2012-05-03 | The Regents Of The University Of California | Textured iii-v semiconductor |
CN103155167A (en) | 2011-03-24 | 2013-06-12 | 松下电器产业株式会社 | Method for generating electricity using solar cell |
US20120305059A1 (en) | 2011-06-06 | 2012-12-06 | Alta Devices, Inc. | Photon recycling in an optoelectronic device |
US9337366B2 (en) | 2011-07-26 | 2016-05-10 | Micron Technology, Inc. | Textured optoelectronic devices and associated methods of manufacture |
US20130025654A1 (en) | 2011-07-29 | 2013-01-31 | International Business Machines Corporation | Multi-junction photovoltaic device and fabrication method |
US20120160296A1 (en) | 2011-09-30 | 2012-06-28 | Olivier Laparra | Textured photovoltaic cells and methods |
KR20130049024A (en) | 2011-11-03 | 2013-05-13 | 삼성에스디아이 주식회사 | Solar cell |
US11038080B2 (en) | 2012-01-19 | 2021-06-15 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
WO2013130914A1 (en) | 2012-02-29 | 2013-09-06 | Solexel, Inc. | Structures and methods for high efficiency compound semiconductor solar cells |
US9099595B2 (en) | 2012-09-14 | 2015-08-04 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US11646388B2 (en) | 2012-09-14 | 2023-05-09 | The Boeing Company | Group-IV solar cell structure using group-IV or III-V heterostructures |
US9530911B2 (en) | 2013-03-14 | 2016-12-27 | The Boeing Company | Solar cell structures for improved current generation and collection |
US8896008B2 (en) | 2013-04-23 | 2014-11-25 | Cree, Inc. | Light emitting diodes having group III nitride surface features defined by a mask and crystal planes |
US9831363B2 (en) | 2014-06-19 | 2017-11-28 | John Farah | Laser epitaxial lift-off of high efficiency solar cell |
US20150171261A1 (en) | 2013-12-17 | 2015-06-18 | Tel Solar Ag | Transparent conductive oxide (tco) layer, and systems, apparatuses and methods for fabricating a transparent conductive oxide (tco) layer |
US20150280025A1 (en) | 2014-04-01 | 2015-10-01 | Sharp Kabushiki Kaisha | Highly efficient photovoltaic energy harvesting device |
CN109881250A (en) | 2014-05-09 | 2019-06-14 | 中国科学院宁波材料技术与工程研究所 | A kind of monocrystalline silicon inverted pyramid array structure flannelette and its preparation method and application |
WO2016123074A1 (en) | 2015-01-27 | 2016-08-04 | Alta Devices, Inc. | Thin film iii-v optoelectronic device optimized for non-solar illumination sources |
US10490128B1 (en) | 2018-06-05 | 2019-11-26 | Apple Inc. | Electronic devices having low refresh rate display pixels with reduced sensitivity to oxide transistor threshold voltage |
-
2015
- 2015-09-04 US US14/846,675 patent/US20150380576A1/en not_active Abandoned
-
2017
- 2017-12-11 US US15/837,533 patent/US10615304B2/en not_active Expired - Fee Related
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4419533A (en) * | 1982-03-03 | 1983-12-06 | Energy Conversion Devices, Inc. | Photovoltaic device having incident radiation directing means for total internal reflection |
US4543441A (en) * | 1983-02-14 | 1985-09-24 | Hitachi, Ltd. | Solar battery using amorphous silicon |
US4775639A (en) * | 1986-12-24 | 1988-10-04 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing Group III-V compound semiconductor solar battery |
US6452091B1 (en) * | 1999-07-14 | 2002-09-17 | Canon Kabushiki Kaisha | Method of producing thin-film single-crystal device, solar cell module and method of producing the same |
US20060144435A1 (en) * | 2002-05-21 | 2006-07-06 | Wanlass Mark W | High-efficiency, monolithic, multi-bandgap, tandem photovoltaic energy converters |
US20040112426A1 (en) * | 2002-12-11 | 2004-06-17 | Sharp Kabushiki Kaisha | Solar cell and method of manufacturing the same |
US20070199591A1 (en) * | 2004-07-07 | 2007-08-30 | Saint-Gobain Glass France | Photovoltaic Solar Cell and Solar Module |
US20100193002A1 (en) * | 2007-05-14 | 2010-08-05 | Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Semiconductor component, method for the production thereof, and use thereof |
US20120055541A1 (en) * | 2009-03-02 | 2012-03-08 | Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. | Front-and-back contact solar cells, and method for the production thereof |
US20100294349A1 (en) * | 2009-05-20 | 2010-11-25 | Uma Srinivasan | Back contact solar cells with effective and efficient designs and corresponding patterning processes |
US20120067423A1 (en) * | 2010-09-21 | 2012-03-22 | Amberwave, Inc. | Flexible Monocrystalline Thin Silicon Cell |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11271133B2 (en) * | 2009-10-23 | 2022-03-08 | Utica Leaseco, Llc | Multi-junction optoelectronic device with group IV semiconductor as a bottom junction |
US11271128B2 (en) | 2009-10-23 | 2022-03-08 | Utica Leaseco, Llc | Multi-junction optoelectronic device |
US10615304B2 (en) | 2010-10-13 | 2020-04-07 | Alta Devices, Inc. | Optoelectronic device with dielectric layer and method of manufacture |
US10008628B2 (en) | 2012-01-19 | 2018-06-26 | Alta Devices, Inc. | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from template layer and etching |
US11038080B2 (en) | 2012-01-19 | 2021-06-15 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
US11942566B2 (en) | 2012-01-19 | 2024-03-26 | Utica Leaseco, Llc | Thin-film semiconductor optoelectronic device with textured front and/or back surface prepared from etching |
US10601033B2 (en) | 2017-09-29 | 2020-03-24 | International Business Machines Corporation | High-performance rechargeable batteries having a spalled and textured cathode layer |
US10622636B2 (en) | 2017-09-29 | 2020-04-14 | International Business Machines Corporation | High-capacity rechargeable battery stacks containing a spalled cathode material |
CN111639415A (en) * | 2020-04-30 | 2020-09-08 | 哈尔滨工业大学 | Solar spectrum absorption film layer design method |
CN112768550A (en) * | 2020-12-18 | 2021-05-07 | 中国电子科技集团公司第四十四研究所 | Structure for improving responsivity of back-illuminated photodiode and manufacturing method |
Also Published As
Publication number | Publication date |
---|---|
US20180102443A1 (en) | 2018-04-12 |
US10615304B2 (en) | 2020-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10615304B2 (en) | Optoelectronic device with dielectric layer and method of manufacture | |
US20160155881A1 (en) | Thin film iii-v optoelectronic device optimized for non-solar illumination sources | |
US8268648B2 (en) | Silicon based solid state lighting | |
US20130128362A1 (en) | Micro/nano combined structure, manufacturing method of micro/nano combined structure, and manufacturing method of an optical device having a micro/nano combined structure integrated therewith | |
US20110108800A1 (en) | Silicon based solid state lighting | |
US11271133B2 (en) | Multi-junction optoelectronic device with group IV semiconductor as a bottom junction | |
WO2016123074A1 (en) | Thin film iii-v optoelectronic device optimized for non-solar illumination sources | |
CN100379042C (en) | Substrate structure for light-emitting diode tube core and method for making same | |
CN100502072C (en) | Semiconductor light emitting device | |
CN108352428B (en) | Light-emitting element having ZnO transparent electrode and method for manufacturing same | |
KR20140030235A (en) | Light emitting devices having light coupling layers with recessed electrodes | |
US10586884B2 (en) | Thin-film, flexible multi-junction optoelectronic devices incorporating lattice-matched dilute nitride junctions and methods of fabrication | |
EP2095425A1 (en) | Nanostructured led array with collimating reflectors | |
CN103474535A (en) | Light emitting diode | |
CN102447028A (en) | Light-emitting element | |
US20150311400A1 (en) | Light-emitting device | |
CN110137801A (en) | Vertical cavity surface emitting laser and preparation method thereof | |
KR20100023820A (en) | Method of making high efficiency uv vled on metal substrate | |
CN108604620A (en) | The more knot opto-electronic devices tied as bottom with IV races semiconductor | |
CN110649130B (en) | Ultraviolet light-emitting diode and preparation method thereof | |
CN105336797A (en) | Thin-film semiconductor optoelectronic device with textured front and/or back surface | |
WO2017041116A1 (en) | Optoelectronic device with dielectric layer and method of manufacture | |
JP6205747B2 (en) | Optical semiconductor device and manufacturing method thereof | |
US9178113B2 (en) | Method for making light emitting diodes | |
US9645372B2 (en) | Light emitting diodes and optical elements |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ALTA DEVICES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KAYES, BRENDAN M.;ARCHER, MELISSA J.;GMITTER, THOMAS J.;AND OTHERS;SIGNING DATES FROM 20150903 TO 20150904;REEL/FRAME:036499/0623 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: UTICA LEASECO, LLC, MICHIGAN Free format text: SECURITY INTEREST;ASSIGNOR:ALTA DEVICES, INC.;REEL/FRAME:049027/0944 Effective date: 20190425 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
AS | Assignment |
Owner name: UTICA LEASECO, LLC ASSIGNEE, MICHIGAN Free format text: CONFIRMATION OF FORECLOSURE TRANSFER OF PATENT RIGHTS;ASSIGNOR:UTICA LEASECO, LLC SECURED PARTY;REEL/FRAME:055766/0279 Effective date: 20210225 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
AS | Assignment |
Owner name: UTICA LEASECO, LLC ASSIGNEE, MICHIGAN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE ADDRESS PREVIOUSLY RECORDED AT REEL: 055766 FRAME: 0279. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:UTICA LEASECO, LLC SECURED PARTY;REEL/FRAME:057117/0811 Effective date: 20210225 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |