US20150301542A1 - Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof - Google Patents
Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof Download PDFInfo
- Publication number
- US20150301542A1 US20150301542A1 US14/791,649 US201514791649A US2015301542A1 US 20150301542 A1 US20150301542 A1 US 20150301542A1 US 201514791649 A US201514791649 A US 201514791649A US 2015301542 A1 US2015301542 A1 US 2015301542A1
- Authority
- US
- United States
- Prior art keywords
- signal
- power converter
- coupled
- regulation circuit
- output voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000001360 synchronised effect Effects 0.000 title claims abstract description 30
- 238000000034 method Methods 0.000 title description 5
- 230000001105 regulatory effect Effects 0.000 claims abstract description 10
- 238000004804 winding Methods 0.000 claims description 16
- 230000002596 correlated effect Effects 0.000 claims description 13
- 230000005347 demagnetization Effects 0.000 claims 2
- 239000003990 capacitor Substances 0.000 description 28
- 238000010586 diagram Methods 0.000 description 7
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000007599 discharging Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is DC
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices
- G05F1/575—Regulating voltage or current wherein the variable actually regulated by the final control device is DC using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of DC power input into DC power output
- H02M3/22—Conversion of DC power input into DC power output with intermediate conversion into AC
- H02M3/24—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters
- H02M3/28—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC
- H02M3/325—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33569—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
- H02M3/33576—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
- H02M3/33592—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0025—Arrangements for modifying reference values, feedback values or error values in the control loop of a converter
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- the present invention is related to a regulation circuit, especially to a regulation circuit associated with a synchronous rectifier providing cable compensation for the power converter.
- FIG. 1 shows a prior art of a power converter.
- a PWM controller (PWM) 30 generates a switching signal S PWM to switch a transformer 10 having a primary winding N P and a secondary winding N S via a power transistor 20 in accordance with a feedback signal V FB for regulating the output of the power converter.
- the primary winding N P of the transformer 10 is coupled to receive an input voltage V IN .
- the feedback signal V FB is generated by an opto-coupler 60 in response to the output voltage V O of the power converter.
- the opto-coupler 60 is controlled by an error amplifier 50 .
- the error amplifier 50 generates a signal V F coupled to control the opto-coupler 60 .
- the error amplifier 50 includes a reference signal V R supplied with a positive input terminal of the error amplifier 50 for regulating the output voltage V O .
- the output voltage V O is coupled to a negative input terminal of the error amplifier 50 via a voltage divider developed by resistors 51 and 52 .
- a capacitor 53 is coupled between the negative input terminal of the error amplifier 50 and an output terminal of the error amplifier 50 .
- the secondary winding N S is coupled to an output terminal of the power converter to generate the output voltage V O .
- a rectifier 40 is coupled to one terminal of the secondary winding N S .
- An output capacitor 45 is coupled to the other terminal of the secondary winding N S and the output terminal of the power converter to generate the output voltage V O .
- a resister 62 is coupled from the capacitor 45 and the rectifier 40 to the opto-coupler 60 .
- the output cable of the power converter has a voltage drop proportional to its output current. Sensing the output current to offset the voltage drop is an approach for the output cable compensation. However, it will generate a significant power loss while sensing the output current by using a shunt resistor.
- the present invention provides a method and apparatus to compensate the output voltage without the need of sensing the output current of the power converter by the shunt resistor.
- the object of the present invention is to provide a regulation circuit and a method with output cable compensation for the power converter.
- the regulation circuit and method compensate the output voltage without a shunt resistor to sense the output current of the power converter for reducing power loss.
- the regulation circuit with output cable compensation for the power converter comprises a signal generator and an error amplifier.
- the signal generator generates a compensation signal in accordance with a synchronous rectifying signal.
- the error amplifier has a reference signal for generating a feedback signal in accordance with an output voltage of the power converter.
- the compensation signal is coupled to program the reference signal.
- the feedback signal is coupled to generate a switching signal for regulating an output of the power converter.
- a method for the regulation circuit of the power converter according to the present invention comprises receiving the synchronous rectifying signal for generating the compensation signal, compensating the reference signal of the error amplifier of the regulation circuit in accordance with the compensation signal, and generating the feedback signal in accordance with the reference signal and the output voltage of the power converter.
- the feedback signal is coupled to generate the switching signal for regulating the output of the power converter.
- FIG. 1 shows a circuit diagram of a conventional power converter.
- FIG. 2 shows a circuit diagram of a preferred embodiment of a power converter in accordance with the present invention.
- FIG. 3 shows a circuit diagram of a preferred embodiment of the regulation circuit in accordance with the present invention.
- FIG. 4 shows a circuit diagram of a preferred embodiment of the signal generator in accordance with the present invention.
- FIG. 5 shows the waveforms of the SR signal S SR and the pulse signals S 1 and S 2 of the pulse generator in accordance with the present invention.
- FIG. 2 is a circuit diagram of a preferred embodiment of the power converter having a regulation circuit 100 according to the present invention.
- the power converter comprises the transformer 10 , the power transistor 20 , the PWM controller (PWM) 30 , the opto-coupler 60 , a synchronous rectifying (SR) controller 70 , a power transistor 75 , and the regulation circuit (REG) 100 .
- the power transistor 20 is coupled from the primary winding N P of the transformer 10 to the ground for switching the transformer 10 .
- the PWM controller 30 generates the switching signal S PWM to switch the power transistor 20 in accordance with the fee dback signal V FB for regulating the output (output voltage V O and/or the output current I O ) of the power converter.
- the opto-coupler 60 is coupled to the secondary winding N S of the transformer 10 through the resistor 62 .
- the opto-coupler 60 generates the feedback signal V FB coupled to the PWM controller 30 in response to the output voltage V O .
- the secondary winding N S is coupled to the output terminal of the power converter to generate the output voltage V O .
- the output capacitor 45 is coupled to the secondary winding N S and the output terminal of the power converter to generate the output voltage V O .
- the output voltage V O is outputted to the load through the output cable.
- the output current I O of the power converter flows through the output cable.
- the power converter has a synchronous rectifying circuit to improve the power efficiency of the power converter.
- the synchronous rectifying circuit includes the synchronous rectifying controller 70 and the power transistor 75 having a parasitic diode 76 .
- the power transistor 75 is used for a synchronous rectifier to replace the rectifier 40 (shown in FIG. 1 ) for rectification.
- a drain terminal of the power transistor 75 is coupled to the secondary winding N S , and a source terminal of the power transistor 75 is coupled to the output terminal of the power converter.
- the parasitic diode 76 is coupled between the drain terminal and the source terminal of the power transistor 75 .
- the synchronous rectifying controller 70 generates a synchronous rectifying signal (SR signal) S SR coupled to a gate terminal of the power transistor 75 to control the on/off of the power transistor 75 .
- SR signal synchronous rectifying signal
- T discharge V S V O ⁇ T charge ( 1 )
- T charge is equal to the on-time T ON of the switching signal S PWM ;
- T discharge is the “turn on period” of the SR signal S SR .
- V S is the magnetized voltage that is correlated to the input voltage V IN of the power converter.
- T SSR K ⁇ V I ⁇ ⁇ N V O ⁇ T ON ( 2 )
- L P is the inductance of the primary winding N P of the transformer 10 ; T is the switching period of the switching signal S PWM .
- the SR signal S SR can be used instead of the output current I O to control the output voltage V O for the cable compensation.
- the regulation circuit 100 is coupled to receive the SR signal S SR and the signal V A for generating the signal V F .
- the signal V F is future coupled to drive the opto-coupler 60 and generate the feedback signal V FB .
- the signal V A is produced in accordance with the output voltage V O via the voltage divider developed by the resistors 51 and 52 . Therefore, the regulation circuit 100 is used for generating the feedback signal V FB in accordance with the output voltage V O .
- the voltage drop of the output voltage V O in the output cable can be compensated by the control of the SR signal S SR .
- a resistor 115 is coupled to a terminal R P of the regulation circuit 100 .
- FIG. 3 is a circuit diagram of a preferred embodiment of the regulation circuit 100 according to the present invention.
- a signal generator (S/I) 200 is coupled to receive the SR signal S SR for generating a compensation signal I COMP .
- the resistor 115 is coupled to the terminal R P of the signal generator 200 to determine the ratio of signal generation.
- the resistor 115 is used for programming the level of the compensation signal I COMP in accordance with the SR signal S SR .
- An output terminal of a buffer amplifier 110 having a reference voltage V R1 supplied with a positive input terminal of the buffer amplifier 110 is coupled to a resistor 117 .
- the resistor 117 is further coupled to an output terminal of the signal generator 200 .
- a negative input terminal of the buffer amplifier 110 is coupled to the output terminal of the buffer amplifier 110 and the resistor 117 .
- the compensation signal I COMP and the resistor 117 are utilized to generate a compensation voltage at the resistor 117 .
- a resistor 165 and a capacitor 150 develop a filter coupled to the output terminal of the signal generator 200 and the resistor 117 .
- the resistor 165 is coupled from the output terminal of the signal generator 200 and the resistor 117 to a terminal of the capacitor 150 .
- the other terminal of the capacitor 150 is coupled to the ground.
- a reference signal V REF is generated at the capacitor 150 .
- V REF V R1 +( I COMP ⁇ R 117 ) (4)
- the capacitor 150 of the filter is used for filtering the reference signal V REF .
- the reference signal V REF is correlated to the compensation signal I COMP . Therefore, the compensation signal I COMP can program and compensate the reference signal V REF , and the reference signal V REF is programmable in response to the output current I O (as shown in FIG. 2 ) due to the compensation signal I COMP is correlated to the SR signal S SR and the SR signal S SR is correlated to the output current I O .
- the reference signal V REF is further correlated to the reference voltage V R1 of the buffer amplifier 110 . Therefore, the buffer amplifier 110 is coupled to the compensation signal I COMP for generating the reference signal V REF .
- An error amplifier 170 is coupled to receive the reference signal V REF and the signal V A to generate the signal V F for generating the feedback signal V FB (as shown in FIG. 2 ).
- a positive input terminal and a negative input terminal of the error amplifier 170 receive the reference signal V REF and the signal V A respectively.
- An output terminal of the error amplifier 170 generates the signal V F .
- a capacitor 175 is coupled between the negative input terminal of the error amplifier 170 and the output terminal of the error amplifier 170 .
- FIG. 4 is a circuit diagram of a preferred embodiment of the signal generator 200 according to the present invention.
- a pulse generator 210 receives the SR signal S SR and generates pulse signals S 1 and S 2 in response to the SR signal S SR .
- the waveforms of the pulse signals S 1 and S 2 are shown in FIG. 5 .
- the first pulse signal S 1 is enabled when the SR signal S SR is disabled. Once the first pulse signal S 1 is disabled, the second pulse signal S 2 is enabled after a delay time.
- the SR signal S SR is further coupled to control a charge circuit to charge a capacitor 250 for providing a voltage. The voltage provided by the capacitor 250 is correlated to the SR signal S SR .
- the charge circuit includes a current source 230 and a charge switch 231 .
- the current source 230 is coupled between a supply voltage V CC and the charge switch 231 to charge the capacitor 250 through the charge switch 231 .
- the capacitor 250 is coupled from the charge switch 231 to the ground.
- the charge switch 231 is controlled by the SR signal S SR .
- the first pulse signal S 1 is coupled to control a sample switch 232 for sampling the voltage of the capacitor 250 to a capacitor 270 .
- the sample switch 232 is coupled between the capacitor 250 and the capacitor 270 .
- the capacitor 270 is further coupled to the ground.
- the second pulse signal S 2 is coupled to control a discharge switch 233 for discharging the capacitor 250 .
- the discharge switch 233 is coupled between the capacitor 250 and the ground.
- the voltage of the capacitor 270 is correlated to the voltage of the capacitor 250 .
- the capacitor 270 is further coupled to a voltage to current converter to convert the voltage of the capacitor 270 to a current I 310 for generating the compensation signal I COMP .
- the voltage to current converter converts the voltage of the capacitor 250 to the current I 310 for generating the compensation signal I COMP .
- the voltage to current converter includes an operational amplifier 300 and a transistor 310 .
- the resistor 115 (at RP terminal) is coupled to the voltage to current converter.
- the capacitor 270 is coupled to a positive input terminal of the operational amplifier 300 .
- a negative input terminal of the operational amplifier 300 is coupled to a source terminal of the transistor 310 and the resistor 115 through the RP terminal.
- the source terminal of the transistor 310 is coupled to the resistor 115 through the RP terminal.
- the voltage to current converter converts the voltage of the capacitor 270 to the current I 310 at a drain terminal of the transistor 310 in accordance with the resistance of the resistor 115 (at RP terminal).
- the resistor 115 is utilized to program the current I 310 in accordance with the SR signal S SR for programming the level of the compensation signal I COMP .
- a gate terminal of the transistor 310 is controlled by an output terminal of the operational amplifier 300 for producing the current I 310 .
- the current I 310 is further coupled to a current mirror formed by transistors 311 and 312 .
- the current mirror generates the compensation signal I COMP .
- Source terminals of the transistors 311 and 312 are coupled to the supply voltage V CC .
- Gate terminals of the transistors 311 and 312 and drain terminals of the transistors 310 and 311 are coupled together.
- a drain terminal of the transistor 312 generates the compensation signal I COMP .
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
- Rectifiers (AREA)
Abstract
Description
- This reference is being filed as a Continuation Application of patent application Ser. No. 13/551,705, filed 18 Jul. 2012, currently pending.
- 1. Field of the Invention
- The present invention is related to a regulation circuit, especially to a regulation circuit associated with a synchronous rectifier providing cable compensation for the power converter.
- 2. Description of the Related Art
-
FIG. 1 shows a prior art of a power converter. A PWM controller (PWM) 30 generates a switching signal SPWM to switch atransformer 10 having a primary winding NP and a secondary winding NS via apower transistor 20 in accordance with a feedback signal VFB for regulating the output of the power converter. The primary winding NP of thetransformer 10 is coupled to receive an input voltage VIN. The feedback signal VFB is generated by an opto-coupler 60 in response to the output voltage VO of the power converter. The opto-coupler 60 is controlled by anerror amplifier 50. Theerror amplifier 50 generates a signal VF coupled to control the opto-coupler 60. Theerror amplifier 50 includes a reference signal VR supplied with a positive input terminal of theerror amplifier 50 for regulating the output voltage VO. The output voltage VO is coupled to a negative input terminal of theerror amplifier 50 via a voltage divider developed byresistors capacitor 53 is coupled between the negative input terminal of theerror amplifier 50 and an output terminal of theerror amplifier 50. - The secondary winding NS is coupled to an output terminal of the power converter to generate the output voltage VO. A rectifier 40 is coupled to one terminal of the secondary winding NS. An
output capacitor 45 is coupled to the other terminal of the secondary winding NS and the output terminal of the power converter to generate the output voltage VO. A resister 62 is coupled from thecapacitor 45 and therectifier 40 to the opto-coupler 60. - Generally, the output cable of the power converter has a voltage drop proportional to its output current. Sensing the output current to offset the voltage drop is an approach for the output cable compensation. However, it will generate a significant power loss while sensing the output current by using a shunt resistor. The present invention provides a method and apparatus to compensate the output voltage without the need of sensing the output current of the power converter by the shunt resistor.
- The object of the present invention is to provide a regulation circuit and a method with output cable compensation for the power converter. The regulation circuit and method compensate the output voltage without a shunt resistor to sense the output current of the power converter for reducing power loss.
- The regulation circuit with output cable compensation for the power converter according to the present invention comprises a signal generator and an error amplifier. The signal generator generates a compensation signal in accordance with a synchronous rectifying signal. The error amplifier has a reference signal for generating a feedback signal in accordance with an output voltage of the power converter. The compensation signal is coupled to program the reference signal. The feedback signal is coupled to generate a switching signal for regulating an output of the power converter.
- A method for the regulation circuit of the power converter according to the present invention comprises receiving the synchronous rectifying signal for generating the compensation signal, compensating the reference signal of the error amplifier of the regulation circuit in accordance with the compensation signal, and generating the feedback signal in accordance with the reference signal and the output voltage of the power converter. The feedback signal is coupled to generate the switching signal for regulating the output of the power converter.
- The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
-
FIG. 1 shows a circuit diagram of a conventional power converter. -
FIG. 2 shows a circuit diagram of a preferred embodiment of a power converter in accordance with the present invention. -
FIG. 3 shows a circuit diagram of a preferred embodiment of the regulation circuit in accordance with the present invention. -
FIG. 4 shows a circuit diagram of a preferred embodiment of the signal generator in accordance with the present invention. -
FIG. 5 shows the waveforms of the SR signal SSR and the pulse signals S1 and S2 of the pulse generator in accordance with the present invention. -
FIG. 2 is a circuit diagram of a preferred embodiment of the power converter having aregulation circuit 100 according to the present invention. The power converter comprises thetransformer 10, thepower transistor 20, the PWM controller (PWM) 30, the opto-coupler 60, a synchronous rectifying (SR)controller 70, apower transistor 75, and the regulation circuit (REG) 100. Thepower transistor 20 is coupled from the primary winding NP of thetransformer 10 to the ground for switching thetransformer 10. ThePWM controller 30 generates the switching signal SPWM to switch thepower transistor 20 in accordance with the fee dback signal VFB for regulating the output (output voltage VO and/or the output current IO) of the power converter. - The opto-
coupler 60 is coupled to the secondary winding NS of thetransformer 10 through theresistor 62. The opto-coupler 60 generates the feedback signal VFB coupled to thePWM controller 30 in response to the output voltage VO. The secondary winding NS is coupled to the output terminal of the power converter to generate the output voltage VO. Theoutput capacitor 45 is coupled to the secondary winding NS and the output terminal of the power converter to generate the output voltage VO. The output voltage VO is outputted to the load through the output cable. The output current IO of the power converter flows through the output cable. - The power converter has a synchronous rectifying circuit to improve the power efficiency of the power converter. The synchronous rectifying circuit includes the synchronous rectifying
controller 70 and thepower transistor 75 having aparasitic diode 76. Thepower transistor 75 is used for a synchronous rectifier to replace the rectifier 40 (shown inFIG. 1 ) for rectification. A drain terminal of thepower transistor 75 is coupled to the secondary winding NS, and a source terminal of thepower transistor 75 is coupled to the output terminal of the power converter. Theparasitic diode 76 is coupled between the drain terminal and the source terminal of thepower transistor 75. The synchronous rectifyingcontroller 70 generates a synchronous rectifying signal (SR signal) SSR coupled to a gate terminal of thepower transistor 75 to control the on/off of thepower transistor 75. - The detail operation of the synchronous rectifying circuit can be found in the prior art of “Synchronous rectification circuit for power converters”, U.S. Pat. No. 7,440,298. Refer to equation (9) of this prior art, it is,
-
- where the Tcharge is equal to the on-time TON of the switching signal SPWM; Tdischarge is the “turn on period” of the SR signal SSR. The VS is the magnetized voltage that is correlated to the input voltage VIN of the power converter. Thus, the equation (1) can be rewritten as equation (2),
-
- where K is a constant.
- Refer to an output power PO of the flyback power converter, it can be expressed as,
-
- where LP is the inductance of the primary winding NP of the
transformer 10; T is the switching period of the switching signal SPWM. - In accordance with the equations (2) and (3), if the output voltage VO is fixed value, then the period TSSR (“turn on period” of the SR signal SSR) is correlated to the output current IO. In other words, the SR signal SSR is correlated to the output current IO. Therefore, the SR signal SSR can be used instead of the output current IO to control the output voltage VO for the cable compensation.
- The
regulation circuit 100 is coupled to receive the SR signal SSR and the signal VA for generating the signal VF. The signal VF is future coupled to drive the opto-coupler 60 and generate the feedback signal VFB. The signal VA is produced in accordance with the output voltage VO via the voltage divider developed by theresistors regulation circuit 100 is used for generating the feedback signal VFB in accordance with the output voltage VO. The voltage drop of the output voltage VO in the output cable can be compensated by the control of the SR signal SSR. Further, aresistor 115 is coupled to a terminal RP of theregulation circuit 100. -
FIG. 3 is a circuit diagram of a preferred embodiment of theregulation circuit 100 according to the present invention. A signal generator (S/I) 200 is coupled to receive the SR signal SSR for generating a compensation signal ICOMP. Theresistor 115 is coupled to the terminal RP of thesignal generator 200 to determine the ratio of signal generation. Theresistor 115 is used for programming the level of the compensation signal ICOMP in accordance with the SR signal SSR. An output terminal of abuffer amplifier 110 having a reference voltage VR1 supplied with a positive input terminal of thebuffer amplifier 110 is coupled to aresistor 117. Theresistor 117 is further coupled to an output terminal of thesignal generator 200. A negative input terminal of thebuffer amplifier 110 is coupled to the output terminal of thebuffer amplifier 110 and theresistor 117. The compensation signal ICOMP and theresistor 117 are utilized to generate a compensation voltage at theresistor 117. - A
resistor 165 and acapacitor 150 develop a filter coupled to the output terminal of thesignal generator 200 and theresistor 117. Theresistor 165 is coupled from the output terminal of thesignal generator 200 and theresistor 117 to a terminal of thecapacitor 150. The other terminal of thecapacitor 150 is coupled to the ground. Through the filter, a reference signal VREF is generated at thecapacitor 150. -
V REF =V R1+(I COMP ×R 117) (4) - The
capacitor 150 of the filter is used for filtering the reference signal VREF. According to equation (4), the reference signal VREF is correlated to the compensation signal ICOMP. Therefore, the compensation signal ICOMP can program and compensate the reference signal VREF, and the reference signal VREF is programmable in response to the output current IO (as shown inFIG. 2 ) due to the compensation signal ICOMP is correlated to the SR signal SSR and the SR signal SSR is correlated to the output current IO. Further, according to equation (4), the reference signal VREF is further correlated to the reference voltage VR1 of thebuffer amplifier 110. Therefore, thebuffer amplifier 110 is coupled to the compensation signal ICOMP for generating the reference signal VREF. - An
error amplifier 170 is coupled to receive the reference signal VREF and the signal VA to generate the signal VF for generating the feedback signal VFB (as shown inFIG. 2 ). A positive input terminal and a negative input terminal of theerror amplifier 170 receive the reference signal VREF and the signal VA respectively. An output terminal of theerror amplifier 170 generates the signal VF. A capacitor 175 is coupled between the negative input terminal of theerror amplifier 170 and the output terminal of theerror amplifier 170. -
FIG. 4 is a circuit diagram of a preferred embodiment of thesignal generator 200 according to the present invention. Apulse generator 210 receives the SR signal SSR and generates pulse signals S1 and S2 in response to the SR signal SSR. The waveforms of the pulse signals S1 and S2 are shown inFIG. 5 . The first pulse signal S1 is enabled when the SR signal SSR is disabled. Once the first pulse signal S1 is disabled, the second pulse signal S2 is enabled after a delay time. The SR signal SSR is further coupled to control a charge circuit to charge a capacitor 250 for providing a voltage. The voltage provided by the capacitor 250 is correlated to the SR signal SSR. The charge circuit includes acurrent source 230 and acharge switch 231. Thecurrent source 230 is coupled between a supply voltage VCC and thecharge switch 231 to charge the capacitor 250 through thecharge switch 231. The capacitor 250 is coupled from thecharge switch 231 to the ground. Thecharge switch 231 is controlled by the SR signal SSR. - The first pulse signal S1 is coupled to control a
sample switch 232 for sampling the voltage of the capacitor 250 to acapacitor 270. Thesample switch 232 is coupled between the capacitor 250 and thecapacitor 270. Thecapacitor 270 is further coupled to the ground. - The second pulse signal S2 is coupled to control a discharge switch 233 for discharging the capacitor 250. The discharge switch 233 is coupled between the capacitor 250 and the ground. The voltage of the
capacitor 270 is correlated to the voltage of the capacitor 250. Thecapacitor 270 is further coupled to a voltage to current converter to convert the voltage of thecapacitor 270 to a current I310 for generating the compensation signal ICOMP. In other words, the voltage to current converter converts the voltage of the capacitor 250 to the current I310 for generating the compensation signal ICOMP. The voltage to current converter includes anoperational amplifier 300 and atransistor 310. The resistor 115 (at RP terminal) is coupled to the voltage to current converter. - The
capacitor 270 is coupled to a positive input terminal of theoperational amplifier 300. A negative input terminal of theoperational amplifier 300 is coupled to a source terminal of thetransistor 310 and theresistor 115 through the RP terminal. The source terminal of thetransistor 310 is coupled to theresistor 115 through the RP terminal. The voltage to current converter converts the voltage of thecapacitor 270 to the current I310 at a drain terminal of thetransistor 310 in accordance with the resistance of the resistor 115 (at RP terminal). Theresistor 115 is utilized to program the current I310 in accordance with the SR signal SSR for programming the level of the compensation signal ICOMP. - A gate terminal of the
transistor 310 is controlled by an output terminal of theoperational amplifier 300 for producing the current I310. The current I310 is further coupled to a current mirror formed bytransistors transistors transistors transistors transistor 312 generates the compensation signal ICOMP. - Although the present invention and the advantages thereof have been described in detail, it should be understood that various changes, substitutions, and alternations can be made therein without departing from the spirit and scope of the invention as defined by the appended claims. That is, the discussion included in this invention is intended to serve as a basic description. It should be understood that the specific discussion may not explicitly describe all embodiments possible; many alternatives are implicit. The generic nature of the invention may not fully explained and may not explicitly show that how each feature or element can actually be representative of a broader function or of a great variety of alternative or equivalent elements. Again, these are implicitly included in this disclosure. Neither the description nor the terminology is intended to limit the scope of the claims.
Claims (16)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/791,649 US20170003698A9 (en) | 2011-07-26 | 2015-07-06 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
US15/816,852 US9983606B2 (en) | 2011-07-26 | 2017-11-17 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161511651P | 2011-07-26 | 2011-07-26 | |
US13/551,705 US9077258B2 (en) | 2011-07-26 | 2012-07-18 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
US14/791,649 US20170003698A9 (en) | 2011-07-26 | 2015-07-06 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/551,705 Continuation US9077258B2 (en) | 2011-07-26 | 2012-07-18 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/816,852 Continuation US9983606B2 (en) | 2011-07-26 | 2017-11-17 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150301542A1 true US20150301542A1 (en) | 2015-10-22 |
US20170003698A9 US20170003698A9 (en) | 2017-01-05 |
Family
ID=47576539
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/551,705 Active 2033-06-02 US9077258B2 (en) | 2011-07-26 | 2012-07-18 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
US14/791,649 Abandoned US20170003698A9 (en) | 2011-07-26 | 2015-07-06 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
US15/816,852 Active US9983606B2 (en) | 2011-07-26 | 2017-11-17 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/551,705 Active 2033-06-02 US9077258B2 (en) | 2011-07-26 | 2012-07-18 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/816,852 Active US9983606B2 (en) | 2011-07-26 | 2017-11-17 | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof |
Country Status (3)
Country | Link |
---|---|
US (3) | US9077258B2 (en) |
CN (1) | CN102904449B (en) |
TW (1) | TWI493847B (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI574495B (en) * | 2016-02-05 | 2017-03-11 | 力林科技股份有限公司 | Power conversion apparatus |
US20170214327A1 (en) * | 2013-07-19 | 2017-07-27 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for high precision and/or low loss regulation of output currents of power conversion systems |
US9729073B1 (en) | 2016-02-05 | 2017-08-08 | Power Forest Technology Corporation | Power conversion apparatus |
US9960674B2 (en) | 2015-05-15 | 2018-05-01 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US9991802B2 (en) | 2014-04-18 | 2018-06-05 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for regulating output currents of power conversion systems |
US10003268B2 (en) | 2015-05-15 | 2018-06-19 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US10170999B2 (en) | 2014-04-18 | 2019-01-01 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for regulating output currents of power conversion systems |
US10211626B2 (en) | 2015-02-02 | 2019-02-19 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing reliable over current protection for power converter |
US10277110B2 (en) | 2010-12-08 | 2019-04-30 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing over current protection based on duty cycle information for power converter |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140016374A1 (en) * | 2012-07-16 | 2014-01-16 | System General Corp. | Regulation circuit having output cable compensation for power converters and method thereof |
US9595875B2 (en) * | 2013-07-29 | 2017-03-14 | Texas Instruments Incorporated | Voltage converter compensation apparatus and methods |
CN105094189B (en) | 2014-05-14 | 2018-03-30 | 登丰微电子股份有限公司 | Cable loss compensation circuit and power supply circuit with cable loss compensation |
JP6396722B2 (en) * | 2014-08-25 | 2018-09-26 | ローム株式会社 | Regulator circuit and integrated circuit |
US9948196B2 (en) * | 2014-09-05 | 2018-04-17 | Rohm Co., Ltd. | Insulation-type synchronous DC/DC converter |
US10020740B2 (en) * | 2014-10-29 | 2018-07-10 | Texas Instruments Incorporated | Synchronous rectifier drive and soft switching circuit |
US9780666B2 (en) * | 2014-11-14 | 2017-10-03 | Power Integrations, Inc. | Power converter controller with stability compensation |
CN107046368B (en) * | 2016-02-05 | 2019-03-08 | 力林科技股份有限公司 | Power supply conversion device |
US10321206B2 (en) * | 2016-03-25 | 2019-06-11 | Qingdao Hisense Electronics Co., Ltd. | Method for switching an audio/video application, apparatus and smart TV |
CN107565798B (en) * | 2016-06-30 | 2020-02-07 | 瑞昱半导体股份有限公司 | Electronic device and input voltage compensation method |
US10594216B2 (en) * | 2018-03-23 | 2020-03-17 | Dell Products, L.P. | Configurable voltage drop compensation method and apparatus for voltage regulators |
TWI692183B (en) * | 2018-11-28 | 2020-04-21 | 群光電能科技股份有限公司 | Synchronous rectifying apparatus |
TWI716988B (en) * | 2019-08-30 | 2021-01-21 | 立積電子股份有限公司 | Logarithmic power detector |
CN110995013A (en) * | 2019-12-28 | 2020-04-10 | 苏州美思迪赛半导体技术有限公司 | Synchronous rectification control circuit of switching power supply |
US11005363B1 (en) | 2020-04-08 | 2021-05-11 | Delta Electronics (Thailand) Public Company Limited | Resonant power converter and current synthesizing method therefor |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3280615B2 (en) * | 1998-02-18 | 2002-05-13 | ティーディーケイ株式会社 | Switching power supply |
US6574124B2 (en) * | 2001-09-13 | 2003-06-03 | Netpower Technologies, Inc. | Plural power converters with individual conditioned error signals shared on a current sharing bus |
AT413908B (en) * | 2002-08-12 | 2006-07-15 | Siemens Ag Oesterreich | SWITCHING REGULATOR |
US6958594B2 (en) * | 2004-01-21 | 2005-10-25 | Analog Devices, Inc. | Switched noise filter circuit for a DC-DC converter |
JP4126558B2 (en) * | 2004-07-02 | 2008-07-30 | サンケン電気株式会社 | Switching power supply |
JP4667836B2 (en) * | 2004-11-26 | 2011-04-13 | 株式会社リコー | Switching regulator and switching regulator output voltage switching method |
US7577002B2 (en) * | 2005-12-08 | 2009-08-18 | System General Corp. | Frequency hopping control circuit for reducing EMI of power supplies |
US7440298B2 (en) | 2006-08-11 | 2008-10-21 | System General Corp. | Synchronous rectification circuit for power converters |
US7671486B2 (en) * | 2006-10-31 | 2010-03-02 | System General Corp. | Switching controller having synchronous input for the synchronization of power converters |
US20080137379A1 (en) * | 2006-12-12 | 2008-06-12 | Hong Mao | Pulse width modulation for synchronous rectifiers in DC-DC converters |
US7602154B2 (en) * | 2007-05-16 | 2009-10-13 | Virginia Tech Intellectual Properties, Inc. | Phase compensation driving scheme for synchronous rectifiers |
JP2008306788A (en) * | 2007-06-05 | 2008-12-18 | Ricoh Co Ltd | Switching regulator and its operation control method |
TWI380565B (en) * | 2007-10-26 | 2012-12-21 | Niko Semiconductor Co Ltd | Three terminal integrated synchronous rectifier and flyback synchronous rectifying circuit |
US7903440B2 (en) * | 2007-11-23 | 2011-03-08 | System General Corp. | Synchronous regulation circuit and method for providing synchronous regulation for power converters |
US7969134B2 (en) * | 2008-03-27 | 2011-06-28 | Semiconductor Components Industries, Llc | Method of forming a power supply controller and structure therefor |
CN101345487B (en) * | 2008-05-21 | 2014-03-12 | 英飞特电子(杭州)股份有限公司 | Primary sampling current controlled synchronous commutation driving circuit |
CN101931333A (en) * | 2009-06-17 | 2010-12-29 | 伟创力国际美国公司 | The power converter that adopts changeable switch frequency and have the magnetic device in non-homogeneous gap |
CN101997436B (en) * | 2009-08-11 | 2013-07-31 | 尼克森微电子股份有限公司 | Multi-output flyback power supply and its secondary side post-regulator circuit |
TWI408898B (en) * | 2009-08-25 | 2013-09-11 | Delta Electronics Inc | Compensation device for synchronous rectifier control and method thereof |
US8891268B2 (en) | 2010-02-19 | 2014-11-18 | Texas Instruments Incorporated | System and method for soft-starting an isolated power supply system |
CA2751936A1 (en) * | 2010-09-10 | 2012-03-10 | Queen's University At Kingston | Compensation circuit and method for a synchronous rectifier driver |
US8873254B2 (en) * | 2012-03-12 | 2014-10-28 | Linear Technology Corporation | Isolated flyback converter with sleep mode for light load operation |
CN103490605B (en) * | 2013-10-12 | 2015-12-23 | 成都芯源系统有限公司 | Isolated switch converter and controller and control method thereof |
-
2012
- 2012-07-18 US US13/551,705 patent/US9077258B2/en active Active
- 2012-07-23 TW TW101126526A patent/TWI493847B/en active
- 2012-07-23 CN CN201210259706.0A patent/CN102904449B/en active Active
-
2015
- 2015-07-06 US US14/791,649 patent/US20170003698A9/en not_active Abandoned
-
2017
- 2017-11-17 US US15/816,852 patent/US9983606B2/en active Active
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10277110B2 (en) | 2010-12-08 | 2019-04-30 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing over current protection based on duty cycle information for power converter |
US11264888B2 (en) | 2010-12-08 | 2022-03-01 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing over current protection based on duty cycle information for power converter |
US11114933B2 (en) | 2010-12-08 | 2021-09-07 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing over current protection based on duty cycle information for power converter |
US10811955B2 (en) | 2010-12-08 | 2020-10-20 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing over current protection based on duty cycle information for power converter |
US10615684B2 (en) | 2010-12-08 | 2020-04-07 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing over current protection based on duty cycle information for power converter |
US10581315B2 (en) | 2010-12-08 | 2020-03-03 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing over current protection based on duty cycle information for power converter |
US10483838B2 (en) | 2010-12-08 | 2019-11-19 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing over current protection based on duty cycle information for power converter |
US20170214327A1 (en) * | 2013-07-19 | 2017-07-27 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for high precision and/or low loss regulation of output currents of power conversion systems |
US20170214328A1 (en) * | 2013-07-19 | 2017-07-27 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for high precision and/or low loss regulation of output currents of power conversion systems |
US11108328B2 (en) | 2013-07-19 | 2021-08-31 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for high precision and/or low loss regulation of output currents of power conversion systems |
US10177665B2 (en) * | 2013-07-19 | 2019-01-08 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for high precision and/or low loss regulation of output currents of power conversion systems |
US10211740B2 (en) * | 2013-07-19 | 2019-02-19 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for high precision and/or low loss regulation of output currents of power conversion systems |
US10686359B2 (en) | 2014-04-18 | 2020-06-16 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for regulating output currents of power conversion systems |
US10170999B2 (en) | 2014-04-18 | 2019-01-01 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for regulating output currents of power conversion systems |
US9991802B2 (en) | 2014-04-18 | 2018-06-05 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for regulating output currents of power conversion systems |
US10044254B2 (en) | 2014-04-18 | 2018-08-07 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for regulating output currents of power conversion systems |
US10211626B2 (en) | 2015-02-02 | 2019-02-19 | On-Bright Electronics (Shanghai) Co., Ltd. | System and method providing reliable over current protection for power converter |
US10680525B2 (en) | 2015-05-15 | 2020-06-09 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US10432096B2 (en) | 2015-05-15 | 2019-10-01 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US10270334B2 (en) | 2015-05-15 | 2019-04-23 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US10686373B2 (en) | 2015-05-15 | 2020-06-16 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US10811965B2 (en) | 2015-05-15 | 2020-10-20 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US10003268B2 (en) | 2015-05-15 | 2018-06-19 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US10340795B2 (en) | 2015-05-15 | 2019-07-02 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US9960674B2 (en) | 2015-05-15 | 2018-05-01 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
US11652410B2 (en) | 2015-05-15 | 2023-05-16 | On-Bright Electronics (Shanghai) Co., Ltd. | Systems and methods for output current regulation in power conversion systems |
TWI574495B (en) * | 2016-02-05 | 2017-03-11 | 力林科技股份有限公司 | Power conversion apparatus |
US9729073B1 (en) | 2016-02-05 | 2017-08-08 | Power Forest Technology Corporation | Power conversion apparatus |
Also Published As
Publication number | Publication date |
---|---|
US9983606B2 (en) | 2018-05-29 |
TWI493847B (en) | 2015-07-21 |
US9077258B2 (en) | 2015-07-07 |
US20170003698A9 (en) | 2017-01-05 |
TW201306460A (en) | 2013-02-01 |
US20130027987A1 (en) | 2013-01-31 |
CN102904449A (en) | 2013-01-30 |
US20180074537A1 (en) | 2018-03-15 |
CN102904449B (en) | 2016-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9983606B2 (en) | Regulation circuit associated with synchronous rectifier providing cable compensation for the power converter and method thereof | |
US10291131B2 (en) | Systems and methods for peak current adjustments in power conversion systems | |
US9929655B2 (en) | Systems and methods for flyback power converters with switching frequency and peak current adjustments | |
US7480159B2 (en) | Switching-mode power converter and pulse-width-modulation control circuit with primary-side feedback control | |
US7535736B2 (en) | Switching power supply for reducing external parts for overcurrent protection | |
CN101982935B (en) | Control device and method for primary side regulation power converter | |
US20080232142A1 (en) | Output current control circuit for power converter with a changeable switching frequency | |
US20100128501A1 (en) | Systems and methods for constant voltage mode and constant current mode in flyback power converter with primary-side sensing and regulation | |
US20090267583A1 (en) | Switching power supply apparatus with current output limit | |
US6845019B2 (en) | Flyback converter | |
US20130329468A1 (en) | Switching controller with clamp circuit for capacitor-less power supplies | |
KR20100014943A (en) | Method of forming a power supply controller and structure therefor | |
US20140016374A1 (en) | Regulation circuit having output cable compensation for power converters and method thereof | |
US20190356229A1 (en) | Cable compensation circuit and power supply including the same | |
CN106936318B (en) | Load regulation apparatus and method for isolating an isolated output in a buck converter | |
JP2011166941A (en) | Switching power supply device | |
US9184665B2 (en) | Control circuit of power converter with temperature control and method for controlling power converter | |
KR101285579B1 (en) | Battery charger and power supply controller and method therefor | |
US9407141B2 (en) | Control circuit of power converter and method therefore | |
JP2000209850A (en) | Switching power source | |
JP2015186405A (en) | Insulation type dc power source device | |
US20230042664A1 (en) | Power converter controller, power converter and method for operating a power converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SYSTEM GENERAL CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WANG, CHOU-SHENG;REEL/FRAME:035981/0738 Effective date: 20150706 |
|
AS | Assignment |
Owner name: FAIRCHILD (TAIWAN) CORPORATION, TAIWAN Free format text: CHANGE OF NAME;ASSIGNOR:SYSTEM GENERAL CORP.;REEL/FRAME:038599/0022 Effective date: 20140620 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD (TAIWAN) CORPORATION (FORMERLY SYSTEM GENERAL CORPORATION);REEL/FRAME:042328/0318 Effective date: 20161221 |
|
AS | Assignment |
Owner name: SYSTEM GENERAL CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, TA-YUNG;WANG, CHOU-SHENG;REEL/FRAME:043327/0709 Effective date: 20120717 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:046410/0933 Effective date: 20170210 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:046410/0933 Effective date: 20170210 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:057694/0374 Effective date: 20210722 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064072/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064072/0001 Effective date: 20230622 |