Nothing Special   »   [go: up one dir, main page]

US20080261378A1 - Method for Growth of Gan Single Crystal, Method for Preparation of Gan Substrate, Process for Producing Gan-Based Element, and Gan-Based Element - Google Patents

Method for Growth of Gan Single Crystal, Method for Preparation of Gan Substrate, Process for Producing Gan-Based Element, and Gan-Based Element Download PDF

Info

Publication number
US20080261378A1
US20080261378A1 US11/910,609 US91060906A US2008261378A1 US 20080261378 A1 US20080261378 A1 US 20080261378A1 US 91060906 A US91060906 A US 91060906A US 2008261378 A1 US2008261378 A1 US 2008261378A1
Authority
US
United States
Prior art keywords
gan
layer
buffer layer
metal
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/910,609
Inventor
Takafumi Yao
Meoung-Whan Cho
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Furukawa Co Ltd
Dowa Holdings Co Ltd
Mitsubishi Chemical Corp
Wavesquare Inc
EpiValley Co Ltd
Original Assignee
Tohoku Techno Arch Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tohoku Techno Arch Co Ltd filed Critical Tohoku Techno Arch Co Ltd
Assigned to TOHOKU TECHNO ARCH CO., LTD. reassignment TOHOKU TECHNO ARCH CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHO, MEOUNG-WHAN, YAO, TAKAFUMI
Publication of US20080261378A1 publication Critical patent/US20080261378A1/en
Assigned to DOWA HOLDINGS CO., LTD., MITSUBISHI CHEMICAL CORPORATION, EPIVALLEY CO., LTD., FURUKAWA CO., LTD., WAVESQUARE INC. reassignment DOWA HOLDINGS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TOHOKU TECHNO ARCH CO., LTD.
Assigned to EPIVALLEY CO., LTD., MITSUBISHI CHEMICAL CORPORATION, WAVESQUARE INC., DOWA HOLDINGS CO., LTD., FURUKAWA CO., LTD. reassignment EPIVALLEY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TOHOKU TECHNO ARCH CO., LTD.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • C30B29/406Gallium nitride
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/183Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02488Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02491Conductive materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02502Layer structure consisting of two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02614Transformation of metal, e.g. oxidation, nitridation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/12Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer

Definitions

  • the present invention relates to the fabrication of a GaN freestanding substrate or GaN template substrate and a method of fabricating a GaN-based element using the GaN template substrate and including a light-emitting element such as a light-emitting diode or laser diode or an electronic element and, more particularly, to the fabrication of a high-efficiency light emitting element or the like performed by a GaN single crystal growth method using a metal buffer layer.
  • a light-emitting element such as a light-emitting diode or laser diode or an electronic element
  • GaN-based compound semiconductors Nichia Corporation, Japan and Lumi LED, U.S.A. are going ahead in the fields of the development and production of blue and white light emitting diodes and laser diodes using GaN-based compound semiconductors. Recently, various high-luminance light emitting element structures to be applied to the fields of illumination such as household fluorescent lamps and LCD (Liquid Crystal Display) backlights have been proposed and produced. GaN-based materials have well exhibited their possibilities not only as optical elements but also as high-power, high-temperature electronic elements. Presently, high-quality GaN crystals can be grown on a sapphire substrate by using the MOCVD growth method.
  • An example of the principal core techniques is the development of a low-temperature buffer layer. It is possible by using the MOCVD growth method to grow an amorphous or polycrystalline AlN or GaN buffer layer on a sapphire substrate at a low growth temperature of 400° C. to 700° C., and grow high-quality GaN crystals at a high temperature of 1,000° C. or more. That is, the technical development of the low-temperature buffer layer is presently the principal technique reaching the production of light emitting elements.
  • GaN-based thin films and thick films can be grown by methods such as MOCVD (Metal Organic Chemical Vapor Deposition), MBE (Molecular Beam Epitaxy), and HVPE (Hydride Vapor Epitaxy), in accordance with the purposes of the growth, and optical elements or electronic elements are implemented by using these methods.
  • MOCVD Metal Organic Chemical Vapor Deposition
  • MBE Molecular Beam Epitaxy
  • HVPE Hydride Vapor Epitaxy
  • the HVPE growth method is mainly used in the fabrication of a GaN GaN freestanding substrate obtained by growing a thick GaN film on a sapphire substrate at a high growth rate of 100 ⁇ m/hr or more, and separating the substrate and thick GaN film by the laser lift-off method.
  • sapphire or SiC is presently mainly used as a substrate for crystal growth.
  • a large lattice mismatching and a large thermal expansion coefficient difference cause a high defect density, that is, a dislocation density of about 10 10 /cm 2 , thereby posing many problems such as element characteristic deterioration and the difficulty in element processing caused by the chemical resistance characteristic.
  • Low-defect thin films can be grown by using various buffer layers to decrease the dislocation density, and by using the selective growth or lateral growth technique such as LEO (Lateral Epitaxial Overgrowth) or the PENDEO epitaxy method (non-patent reference 1).
  • LEO Lateral Epitaxial Overgrowth
  • PENDEO epitaxy method non-patent reference 1
  • the TOP emission LED method as shown in FIG. 1 that emits light in the direction of the upper portion of a thin film is conventionally mainly used.
  • the light emission output can be increased to be about twice that of the conventional TOP emission LED method by using the LED-chip method (or the flip-chip method) that emits light in the direction of a sapphire substrate.
  • a high heat dissipating effect can be obtained because it is possible to perform a packing step in which a submount 110 having high conductivity and a thin film that generates heat are packaged close to each other.
  • the output increases because the LED upper metal electrode does not physically limit the light.
  • a mirror-coating 180 of the submount 110 can further increase the light emission efficiency.
  • FIG. 3 a new LED structure ( FIG. 3( d )) having a top-down electrode is proposed which is fabricated by connecting an LED structure formed by growing a thin film on a sapphire substrate 120 by MOCVD ( FIG. 3( a )) to a Si substrate 190 by using a metal junction layer 182 ( FIG. 3( b )), and separating the sapphire substrate 120 and thin film by using the laser lift-off technique ( FIG. 3( c )).
  • a patterned sapphire substrate 122 is sometimes used as shown in FIG. 4 .
  • the flip-chip technique, the use of the patterned sapphire substrate, the technique that increases the efficiency by using a reflecting electrode metal, and the like have been proposed to fabricate high-luminance, blue and ultraviolet light emitting diodes and laser diodes, but various problems such as the complexity of fabrication steps and the inefficiency of production have arisen.
  • it is essential to form a seed layer of a low-temperature GaN or AlN buffer layer in order to grow a high-quality thin film because the growth is hetero growth on a substrate made of different material, such as a sapphire.
  • this buffer layer exists, a large lattice mismatching and a large thermal expansion coefficient difference cause a high defect density, that is, a dislocation density of about 10 10 /cm 2 .
  • an electrode is difficult to form on the sapphire substrate because the sapphire substrate has an insulation property. Therefore, complicated steps including a step of dry-etching a grown thin film by about a few ⁇ m is necessary to form an electrode for a device.
  • a device on a GaN substrate instead of a sapphire substrate, has been regarded as most promising in order to greatly increase the LED light emission efficiency, achieve a high-current operation and high luminance, and fabricate a high-output ultraviolet laser.
  • GaN bulk growth is technically difficult in the conventional GaN substrate fabrication. Instead, therefore, a thick GaN film is grown on a sapphire substrate by using the HVPE method, and separated from the substrate by mechanical polishing or the laser lift-off method, thereby fabricating a GaN freestanding substrate. Since, however, these methods require a high process cost after the growth of the thick GaN film, the development of a low-cost process has been desired.
  • the present inventors have grown a GaN layer on a CrN layer directly formed on a substrate by the MBE method (non-patent references 2, 3, and 4).
  • MBE method non-patent references 2, 3, and 4
  • this Cr forms a polycrystalline or multi-domain layer. A single crystal is difficult to grow on a polycrystalline or multi-domain layer.
  • Cr forms an extremely stable Cr oxide (passivity) as is well known (a Cr oxide layer naturally forms on the surface of stainless steel, and protects the interior of stainless steel against corrosion). Since the substrate is moved from the sputtering apparatus to the HVPE apparatus by batch processing, the substrate must be transferred in the air, and Cr surface oxidation occurs during the process. The existence of this oxide layer interferes with the growth of a GaN single crystal. To epitaxially grow single-crystal GaN on a Cr nitride as described in non-patent references 2, 3, and 4, it is necessary to further form the nitrided Cr nitride layer into a single crystal.
  • patent references 1 and 2 also describe the growth of a GaN layer on a metal film.
  • a GaN layer is formed after the formation of AlN
  • Al is unfavorable to the subsequent GaN growth process because the melting point of Al is low as a metal buffer layer (see patent reference 1).
  • titanium is used as a metal film to form air spaces in a GaN layer by a Ti film and TiN film and then to detach the GaN layer, the air spaces may deteriorate the crystallinity of the GaN layer (see patent reference 2).
  • Non-patent reference 1 Pendeo-epitaxy versus Lateral Epitaxial Overgrowth of GaN: A comparative study via finite element Analysis, Zheleva, W. M. Ashmawi, K. A. Jones, phys. Stat. sol. (a) 176, 545 (1999)
  • Non-patent reference 2 Low-Temperature CrN Buffer Layers for GaN Growth Using Molecular Beam Epitaxy (31 st International Symposium on Compound Semiconductors: announced in Sep. 12 to 16, 2004)
  • Non-patent reference 3 Growth and Characterization of HVPE GaN on c-sapphire with CrN Buffer Layer (31 st International Symposium on Compound Semiconductors: September, 2004).
  • Non-patent reference 4 CrN Buffer Layer Study For GaN Growth Using Molecular Beam Epitaxy (22 nd North American Conference on Molecular Beam epitaxy: October, 2004).
  • Patent reference 1 Japanese Patent Laid-Open No. 2002-284600
  • Patent reference 2 Japanese Patent Laid-Open No. 2004-39810
  • a high-quality GaN GaN freestanding substrate fabrication technique is desirable to truly put GaN-based elements into practical use.
  • the present inventors have shown that, although MBE growth method is used, a GaN film having high crystallinity is obtained by epitaxially growing CrN on a sapphire substrate, and subsequently growing GaN layer.
  • the Cr nitride film which is obtained by nitriding stacked Cr in the HVPE apparatus and serves as at least a CaN growth interface, be a single-crystal film similar to a CrN film formed by MBE growth method, and to implement a technique that detaches a GaN layer grown on the Cr nitride film by, for example, dissolving a Cr-containing layer forming the interface between the GaN layer and a substrate made of sapphire or the like.
  • the present invention is a GaN single crystal growth method characterized by comprising a growth process of growing a metal buffer layer on a substrate, a nitridation process of forming a metal nitride layer by nitriding the surface or the whole of the metal buffer layer, a GaN buffer layer growth process of growing a GaN buffer layer on the metal nitride layer, and a GaN layer growth process of growing a single-crystal GaN layer on the GaN buffer layer, wherein the metal buffer layer is made of Cr or Cu.
  • the present invention is a GaN single crystal growth method characterized by comprising a growth process of growing a metal buffer layer on a substrate, a nitridation process of forming a metal nitride layer by nitriding the surface or the whole of the metal buffer layer, a GaN buffer layer growth process of growing a GaN buffer layer on the metal nitride layer, and a GaN layer growth process of growing a single-crystal GaN layer on the GaN buffer layer, wherein the metal nitride layer has (111) orientation.
  • the substrate when the substrate is a substrate having a metal layer, it is possible to nitride the surface of the metal layer by using it as a metal buffer layer, or grow a metal buffer layer on the metal layer.
  • the nitridation process is preferably performed by a gas containing ammonia.
  • the nitriding temperature range is preferably 500° C. to 1,000° C.
  • the growth temperature range in the GaN buffer layer growth process is also desirable to set the growth temperature range in the GaN buffer layer growth process at 800° C. to 1,100° C., and the thickness of the GaN buffer layer at 50 nm to 30 ⁇ m.
  • the present invention is also a GaN-based element fabrication method of fabricating a GaN-based element, characterized by comprising a step of fabricating a GaN-based element structure on a GaN single-crystal layer obtained by a method of growing a GaN single crystal on a metal buffer layer or a metal nitride layer, and a chip separation step of separating chips.
  • the method can further comprise a step of forming a conductive junction layer and a conductive substrate layer on the GaN-based element structure, the chip separation step performs a primary separation which separates the structure to the brink of the conductive substrate layer, removes the metal buffer layer or the metal nitride layer by selective chemical etching, and performs a secondary separation which separates the conductive substrate layer.
  • the chip separation step performs a primary separation which separates the structure to the brink of the conductive substrate layer, removes the metal buffer layer or the metal nitride layer by selective chemical etching, and performs a secondary separation which separates the conductive substrate layer.
  • a primary separation is performed which separates the metal nitride layer or the metal buffer layer, then a step of forming a conductive junction layer and a conductive substrate layer on the GaN-based element structure, the metal buffer layer or the metal nitride layer is removed by selective chemical etching, and a secondary separation is performed which separates the conductive substrate layer.
  • a secondary separation is performed which separates the conductive substrate layer.
  • an electrode may also be formed on the metal buffer layer.
  • the light emitting element fabricated by the method of fabricating a GaN-based element on a metal buffer layer emitted light is reflected by the metal buffer layer. With this structure, the light emission efficiency can be increased.
  • a GaN freestanding substrate can be obtained by first growing a thick GaN single-crystal layer, and then performing a separation step of separating the GaN single-crystal layer by selective chemical etching.
  • the arrangement of the present invention can grow a low-defect, high-quality GaN-based thin film (thick film) by using a metal buffer layer on a substrate made of a different kind of single crystal, a polycrystal, an amorphous semiconductor, or a metal.
  • This GaN-based thin film (thick film) can be formed as an n-type, p-type, or undoped film.
  • a GaN template substrate including a metal buffer layer can be fabricated, a light emitting element (e.g., a light emitting diode or laser diode) or electronic element can be fabricated on the substrate.
  • a light emitting element e.g., a light emitting diode or laser diode
  • electronic element can be fabricated on the substrate.
  • the GaN-based element fabrication method of the present invention makes it possible not only to improve the performance of a GaN-based element, but also to greatly improve the GaN-based element fabrication steps, thereby largely reducing the GaN-based element fabrication cost.
  • a GaN GaN freestanding substrate is fabricated by selective chemical etching of a metal buffer layer or/and a metal nitride layer, it is possible to greatly improve the fabrication process after lift-off, thereby increasing the throughput and largely reducing the fabrication process cost.
  • FIG. 1 is a schematic view of a conventional CaN light emitting element
  • FIG. 2( a ) is a schematic view of a conventional flip-chip type GaN light emitting element
  • FIG. 2( b ) is a schematic view of a mirror-coated GaN light emitting element
  • FIG. 3 shows views each showing an LED structure having a top-down electrode using a metal junction layer, in which FIG. 3( a ) shows an LED (Light Emitting Diode) structure grown as a thin film on a sapphire substrate, FIG. 3( b ) shows the way a Si substrate is connected by using the metal junction layer, FIG. 3( c ) shows the way the sapphire substrate and thin film are separated, and FIG. 3( d ) shows a top-down electrode type, high-luminance LED (Light Emitting Diode) structure;
  • FIG. 3( a ) shows an LED (Light Emitting Diode) structure grown as a thin film on a sapphire substrate
  • FIG. 3( b ) shows the way a Si substrate is connected by using the metal junction layer
  • FIG. 3( c ) shows the way the sapphire substrate and thin film are separated
  • FIG. 3( d ) shows a top-down electrode type, high-luminance LED (L
  • FIG. 4 is a schematic view showing the structure of a light emitting element in which fine patterns of a sapphire substrate increase the amount of light emitted from the element by irregular reflection, thereby increasing the light emission efficiency;
  • FIG. 5 shows views of a method of forming a GaN single-crystal layer by using a metal buffer layer of the present invention
  • FIG. 5-1 shows a table of the physical properties of a buffer layer and the like used when growing a GaN layer, that is, shows the interatomic distances and thermal expansion coefficients of GaN growth buffer layers/substrate materials;
  • FIG. 5-2 is a schematic view showing crystal growing mechanisms on sapphire and CrN;
  • FIG. 6 shows views of X-ray diffraction data of Cr films formed by various methods
  • FIG. 7 is a photograph showing a Cr metal buffer layer vapor-deposited on a 2-inch sapphire substrate by sputtering
  • FIG. 7-1 shows photographs each showing the surface morphology of a GaN layer grown on Cr when the nitriding temperature of Cr was changed, that is, FIG. 7-1( a ) shows the case that the nitriding temperature was 480° C., FIG. 7-1( b ) shows the case that the nitriding temperature was 520° C., FIG. 7-1( c ) shows the case that the nitriding temperature was 800° C., FIG. 7-1( d ) shows the case that the nitriding temperature was 980° C., and FIG. 7-1( e ) shows the case that the nitriding temperature was 1,040° C.;
  • FIG. 7-2 is a table showing the relative evaluations concerning the surface morphology and crystallinity of a high-temperature GaN layer with respect to the nitriding temperature of Cr;
  • FIG. 8 is an SEM sectional photograph of a sample obtained by growing a 5- ⁇ m thick GaN buffer layer at a temperature of 800° C. to 1,000° C. after a metal buffer layer was nitrided;
  • FIG. 8-1 shows photographs each showing the surface morphology of a GaN layer grown on a GaN buffer layer with respect to the growth temperature of the GaN buffer layer, that is, FIG. 8-1( a ) shows the case that the nitriding temperature was 650° C., FIG. 8-1( b ) shows the case that the nitriding temperature was 700° C., FIG. 8-1( c ) shows the case that the nitriding temperature was 800° C., FIG. 8-1( d ) shows the case that the nitriding temperature was 900° C., FIG. 8-1( e ) shows the case that the nitriding temperature was 1,000° C., FIG.
  • FIG. 8-1( f ) shows the case that the nitriding temperature was 1,100° C.
  • FIG. 8-1( g ) shows the case that the nitriding temperature was 1,150° C.
  • FIG. 8-1( h ) shows the case that the nitriding temperature was 1,200° C.;
  • FIG. 8-2 shows the relative comparison between the crystallinity of GaN layers with respect to the growth temperature of a GaN buffer layer
  • FIG. 8-3 is a table showing the relative evaluations of GaN layers grown on GaN buffer layers with respect to the growth temperatures of the GaN buffer layers;
  • FIG. 8-4 is a graph showing the relative comparison between the crystallinity of GaN layers with respect to the thickness of a GaN buffer layer
  • FIG. 9 shows graphs of the X-ray rocking curves of GaN layers
  • FIG. 10 is a photograph showing a GaN single-crystal film grown after nitriding a Cr metal buffer layer, and growing a GaN buffer layer on the Cr metal buffer layer, that is, a photograph showing a GaN single-crystal film grown on a Cr metal buffer layer by HVPE method;
  • FIG. 11 is an SEM sectional photograph of a sample obtained by growing a 14- ⁇ m thick GaN buffer layer and 30- ⁇ m thick GaN single-crystal layer on a sapphire substrate in the process of forming and nitriding a Cr metal buffer layer;
  • FIG. 12( a ) is a sectional view showing the structure of a GaN-based light emitting element
  • FIG. 12( b ) is a sectional view showing the structure of a GaN-based light emitting element
  • FIG. 12( c ) is a sectional view showing the structure of a GaN-based light emitting element
  • FIG. 13 a is a sectional view showing a light emitting element grown on a GaN template substrate including a metal buffer layer;
  • FIG. 13 b is a sectional view showing a structure obtained by connecting a conductive substrate on a GaN-based light emitting element structure by using a conductive junction layer;
  • FIG. 13 c -( 1 ) is a sectional view showing chip separation in a primary scribing step
  • FIG. 13 c -( 2 ) is a plan view of a sapphire substrate
  • FIG. 13 d is a sectional view showing separation of a sapphire substrate by selective chemical etching of a metal buffer layer
  • FIG. 13 e is a sectional view showing chip separation in a secondary scribing step
  • FIG. 13 f is a schematic view showing a structure in which a top-down electrode type, high-output light emitting element is mounted on a submount layer after electrodes are formed in the upper and lower portions;
  • FIG. 14 shows views for explaining another method of fabricating a top-down electrode type light emitting element or electronic element, that is, FIG. 14( a ) is a sectional view showing chip separation by primary scribing or dry etching, FIG. 14( b ) is a sectional view showing a structure obtained by connecting a conductive substrate on the surfaces of a light emitting element and electronic element having undergone chip separation by using a conductive junction layer, and FIG. 14( c ) is a sectional view showing separation of a sapphire substrate by selective chemical etching of a metal buffer layer;
  • FIG. 15 shows views for explaining the way the light emission efficiency is increased by using reflection of a metal buffer layer, that is, FIG. 15( a ) is a sectional view of a high-output, high-efficiency light emitting element obtained by reflection of the metal buffer layer, and FIG. 15( b ) is a sectional view of another high-output, high-efficiency light emitting element obtained by reflection of the metal buffer layer;
  • FIG. 16 is a graph showing the results (calculated values) of simulation of the reflectance and transmittance obtained by the change in thickness of a metal buffer layer when the light emission wavelength is 460 nm;
  • FIG. 17 is a graph showing the result (calculated value) of calculation of the reflectivity (reflectance) with respect to the light emission wavelength when the thickness of a Cr metal buffer layer is 100 ⁇ (10 nm);
  • FIG. 18 is a graph showing the measurement value (experimental value) of the reflectivity (reflectance) with respect to the light emission wavelength in a sample formed by setting the thickness of a Cr metal buffer layer to 100 ⁇ (10 nm);
  • FIG. 19 shows views of the fabrication of a GaN freestanding substrate by selective chemical etching of a metal buffer layer, in which FIG. 19( a ) is a sectional view when a thick GaN film is grown on the metal buffer layer by HVPE method, and FIG. 19( b ) is a sectional view showing the way a sapphire substrate and the thick GaN layer (freestanding substrate) are separated by selective chemical etching of the metal buffer layer;
  • FIG. 20 is a sectional SEM photograph of a GaN freestanding substrate obtained by selective chemical etching of a Cr metal buffer layer.
  • FIG. 21 shows views of a method of growing a thick GaN layer on a Cu substrate, in which FIG. 21( a ) is a sectional view showing a structure in which a GaN template substrate including no Cu metal buffer layer is formed on the Cu substrate, and a light emitting element structure is formed on the GaN template substrate, and FIG. 21( b ) is a sectional view showing a structure in which a GaN template substrate including a Cu metal buffer layer is formed on the Cu substrate, and a light emitting element structure is formed on the GaN template substrate.
  • the present invention forms a metal buffer layer on a different kind of single-crystal substrate, a polycrystalline substrate, an amorphous substrate, or a metal substrate, in addition to a sapphire substrate and SiC substrate, by electron beam evaporation method (E-beam evaporator), thermal evaporation method (Thermal evaporator), sputtering method (Sputter), chemical vapor deposition method (Chemical Vapor Deposition), or metal organic chemical vapor deposition (MOCVD), and then grows single-crystal GaN on the metal buffer layer. It is the first attempt to use a metal as a buffer layer on various substrates, and fabricate a light emitting element or electronic element on the metal buffer layer.
  • E-beam evaporator electron beam evaporation method
  • Thermal evaporator thermal evaporation method
  • Sputter sputtering method
  • MOCVD metal organic chemical vapor deposition
  • the metal buffer layer is inserted in the interface between any of various substrates such as a sapphire substrate or SiC substrate and a GaN-based single-crystal thin film (thick film), it is possible to prevent light generated by an active layer of a light emitting element from transmitting through the sapphire substrate, and increase the extraction efficiency of light emission by reflection of the metal buffer layer in the interface. It is also possible to efficiently separate the light emitting element or an electronic element from the substrate by selective chemical etching of the metal buffer layer or a metal nitride layer in the interface, thereby forming a top-down electrode.
  • a nitridable metal layer (metal buffer layer) 210 made of, for example, Cr or Cu is formed to have a predetermined thickness (a few nm to a few ⁇ m) on a sapphire substrate 120 by vacuum vapor deposition method (E-beam evaporator or thermal evaporator), sputtering method (Sputter), metal organic chemical vapor deposition method (MOCVD), chemical vapor deposition method (Chemical Vapor Deposition), or MBE method (Molecular Beam Epitaxy) ( FIG. 5( a )).
  • vacuum vapor deposition method E-beam evaporator or thermal evaporator
  • Sputter sputtering method
  • MOCVD metal organic chemical vapor deposition method
  • chemical vapor deposition method Chemical Vapor Deposition
  • MBE method Molecular Beam Epitaxy
  • the substrate temperature is room temperature or less to 1,000° C.
  • a gas to be used in sputtering method is preferably Ar or nitrogen.
  • chemical vapor deposition method it is possible to use an alkyl compound or chloride containing a predetermined metal.
  • a substrate in which the metal buffer layer 210 is vapor-deposited on the sapphire substrate 120 is nitrided to form nuclei of GaN crystal growth.
  • Ammonia gas can be used when using MOCVD method and HVPE method as GAN crystal growth methods, and ammonia or nitrogen plasma can be used when using MBE method.
  • Nitridation process is preferably performed in an ammonia gas ambient or an ammonia gas-containing hydrogen or nitrogen gas ambient at a substrate temperature of 500° C. to 1,000° C.
  • a strong reducing function of ammonia can nitride the surface of the metal buffer layer even when the metal buffer layer has a surface oxide layer.
  • Optimum nitriding conditions for forming a uniform metal nitride on the surface of the metal buffer layer, that is, the flow rate of ammonia and the nitriding temperature are determined.
  • This nitridation can form a metal nitride, that is, Cr x N y or Cu x N y in the case of Cr or Cu used in the embodiment, on the surface of the metal buffer layer by a predetermined thickness in accordance with the conditions of nitriding the surface of the metal buffer layer vapor-deposited in step 1).
  • the whole metal buffer layer can be formed into a metal nitride by controlling the nitriding conditions.
  • This process can be performed in a reaction tube of an HVPE growth system or MOCVD growth system, or in a MBE chamber.
  • the metal nitride thus formed can function as a nucleus of GaN crystal growth. This will be explained in detail below with reference to a table of FIG. 5-1 showing the physical properties of buffer layers and the like used to grow GaN layers, and a schematic view of FIG. 5-2 showing the growth of crystals on sapphire and CrN.
  • the lattice mismatching is 6.6% between the CrN (111) plane and c-plane sapphire, and 8.9% between the GaN (0001) plane and CrN (111) plane, that is, the lattice mismatching can be reduced step by step compared to the case that GaN is directly grown on c-plane sapphire (the lattice mismatching is 16.1%). This suppresses the formation of crystal defects compared to the case that GaN is directly grown.
  • CrN has a thermal expansion coefficient of 6.00 ⁇ 10 ⁇ 6 [/K], and this value is also an intermediate value between GaN and sapphire.
  • a difference in thermal expansion at GaN(/a buffer layer)/the substrate interface(s) generates cracks in a thick GaN film on a sapphire substrate when the temperature decreases.
  • the use of CrN as the buffer layer can presumably reduce the cracks because the thermal expansion coefficient difference can be reduced stepwise.
  • the relationship between the thermal expansion coefficients of AlN and TiN is AlN (0001) ⁇ GaN (0001) ⁇ CrN (111) ⁇ Al 2 O 3 (0001) ⁇ TiN (111), so AlN and TiN cannot reduce the thermal expansion coefficient difference stepwise.
  • the crack reducing effect obtained by the stepwise reductions in lattice mismatching and thermal expansion coefficient difference cannot be obtained by the conventional metal nitride film of Al and Ti (AlN and TiN) described in patent references 1 and 2; the crack reducing effect is one merit of using CrN as a buffer layer.
  • a GaN buffer layer 222 is grown on the nitrided metal buffer layers 210 and 212 ( FIG. 5( c )). Note that, when the whole metal buffer layer is nitrided, 210 is entirely replaced with 212 .
  • the GaN single-crystal layer 220 can be grown to have various thicknesses in accordance with the purposes.
  • the substrate fabricated by the above-mentioned steps can be used as a GaN template substrate for fabricating a GaN-based light emitting diode or laser diode.
  • a substrate for growing the metal buffer layer it is possible to use a single-crystal or polycrystalline semiconductor substrate such as Al 2 O 3 , Si, SiC, or GaAs, or a single-crystal or amorphous substrate such as Nb, V, Ta, Zr, Hf, Ti, Al, Cr, Mo, W, Cu, Fe, or C.
  • a single-crystal or polycrystalline semiconductor substrate such as Al 2 O 3 , Si, SiC, or GaAs
  • a single-crystal or amorphous substrate such as Nb, V, Ta, Zr, Hf, Ti, Al, Cr, Mo, W, Cu, Fe, or C.
  • a metal layer used as the metal buffer layer it is possible to use a nitridable metal such as Ga, Nb, V, Ta, Zr, Hf, Ti, Al, Cr, Mo, W, or Cu.
  • a nitridable metal such as Ga, Nb, V, Ta, Zr, Hf, Ti, Al, Cr, Mo, W, or Cu.
  • the metal buffer layer As described above, various metals can be used as the metal buffer layer.
  • the nitriding conditions such as the temperature conditions are narrow depending on the type of metal, and this poses the problem of reproducibility.
  • the reproducibility of Ti is low because hydrogen absorption occurs during nitriding using NH 3 , and desorption of hydrogen absorbed during nitriding and during later GaN growth occurs. This probably makes it impossible to obtain a flat nitride layer necessary for the present invention with high reproducibility.
  • the metal buffer layer is preferably Cr or Cu, and more preferably, Cr.
  • GaN-based single crystal it is possible to grow a GaN-based thin film (thick film), that is, GaN, In x Ga 1-x N, Al x Ga 1-x N, or Al x In y Ga 1-x-y N.
  • This GaN-based thin film (thick film) can be formed as an n-type, p-type, or undoped film.
  • MOCVD method MBE method, or HVPE method can be used as a method of growing a GaN buffer layer and GaN single crystal via nitridation process after a nitridable metal layer (metal buffer layer) is formed on a different kind of substrate. After the GaN single-crystal layer is formed, GaN layer can be separated from the substrate by selective chemical etching of the metal buffer layer.
  • Cr or Cu as a metal buffer layer is formed to have a predetermined thickness (a few nm to a few ⁇ m) on a sapphire substrate by vacuum vapor deposition method (E-beam evaporator or thermal evaporator), sputtering method (Sputter), metal organic chemical vapor deposition method (MOCVD), or chemical vapor deposition method (CVD).
  • the thickness of the formed metal buffer layer has a close relationship with the application to a light emitting element and the selective chemical etching rate.
  • Cr or Cu having a thickness of a few hundred ⁇ (a few ten nm) was used as the metal buffer layer.
  • the substrate temperature during the formation was room temperature to 1,000° C.
  • the thickness of the formed metal was about 10 to 1,000 ⁇ (1 to 100 nm).
  • a Cr film formed by sputtering method is polycrystalline as indicated by X-ray diffraction data (Sputtered Cr metal) shown in FIG. 6( a ).
  • the Cr surface oxide layer is very thin and amorphous, and hence cannot be sensed by X-ray diffraction.
  • Electron microscopic observation shows that when the Cr film thickness is decreased to about 4 nm, a crystalline Cr film grows, but a multi-domain structure is obtained as a whole. Note also that a single-crystal Cr film grows when Cr is stacked in an ultrahigh vacuum by using MBE method.
  • FIG. 7 shows a photograph of Cr vapor-deposited on a 2-inch sapphire substrate.
  • the formed metal buffer layer was nitrided in a quartz reaction tube by using the HVPE growth method.
  • FIG. 6( a ) shows X-ray diffraction data (CrN in N and CrN in Ar) including this result. That is, FIG. 6( a ) shows the data of a sputtered Cr film, a nitrided Cr film (CrN in Ar), a nitrided Cr film (CrN in N), and a CrN film grown by MBE method in this order from below. As shown in FIG. 6( a ), this nitridation forms (111) CrN. That is, a strong reducing function of ammonia gas reduced and nitrided the Cr oxide on the Cr surface, thereby growing CrN.
  • FIG. 6( b ) is a schematic view showing the nitrided structure.
  • the uppermost X-ray diffraction data is the X-ray diffraction data of a CrN film formed on a sapphire substrate by MBE method, and indicates the growth of a (111) single crystal.
  • the X-ray diffraction data shown in FIG. 6 of this CrN layer formed by nitriding has no peak except for (111) orientation. It is possible to determine from the diffraction data that the ⁇ 111> axis was oriented in the CrN layer. This result agrees with the SEM sectional image shown in FIG. 8 in which the interface between GaN and the metal nitride layer is flat. That is, this proves that the fabrication method of the present invention can form a metal nitride layer without forming any multi-domain.
  • FIG. 7-1 shows photographs of the surface morphologies of GaN layers grown on Cr when the nitriding temperature was changed.
  • FIGS. 7-1( a ), 7 - 1 ( b ), 7 - 1 ( c ), 7 - 1 ( d ), and 7 - 1 ( e ) respectively illustrate the results of nitriding at 480° C., 520° C., 800° C., 980° C., and 1,040° C.
  • FIG. 7-2 is a table relatively comparing the surface morphology and crystallinity (indicated by the half-width of (0002) XRD) of the GaN layer with the nitriding temperature of Cr. As shown in FIG. 7-2 , the surface morphology and crystallinity of the GaN buffer layer were bad at about 500° C. or less, were optimum at 980° C., and deteriorated at 1,000° C. or more.
  • a flat, mirror-surface GaN film can be formed on a metal film nitrided under good conditions.
  • the nitriding temperature of the metal buffer layer is preferably 500° C. to 1,000° C., and more preferably, 800° C. to 1,000° C.
  • a favorable GaN film can be formed on the surface morphology of the nitrided metal buffer only when an almost continuous metal nitride film is formed, although that depends upon the metal growth conditions, metal film thickness, and nitriding conditions.
  • “An almost continuous metal nitride film” is a continuous film having a domain-like surface morphology in which voids are formed between domains when observed with an SEM or the like, but the area of the uppermost surface of the domain is larger than that of the void, and the domain surface is flat. This film looks like a continuous film on the optical microscopic level.
  • a GaN buffer layer was grown on the nitrided metal buffer layer in the HVPE reaction tube.
  • the growth temperature range of the GaN buffer layer was 800° C. to 1,000° C. higher than the growth temperature of the conventional low-temperature GaN buffer layer.
  • the thickness of the GaN buffer layer was set at a few nm to a few ten ⁇ m in accordance with the growth conditions.
  • FIG. 8 is an SEM sectional photograph of a sample obtained by growing a 5- ⁇ m thick GaN buffer layer at 800° C. to 1,000° C. after nitridation of the metal buffer layer. It was possible to grow columnar crystals.
  • the growth temperature range was set at 500° C. to 1,000° C.
  • the thickness was set at a few nm to a few ⁇ m.
  • the GaN buffer layer can be any of n-type, p-type, and undoped GaN.
  • the growth temperature of the GaN buffer layer had large influence on the surface morphology and crystallinity of the GaN layer.
  • FIG. 8-1 shows photographs of the surface morphologies of GaN buffer layers when the growth temperatures were 650° C., 700° C., 800° C., 900° C., 1,100° C., 1,150° C., and 1,200° C. These photographs indicate that the surface morphology exhibited no compatibility and had a polycrystalline shape when the temperature was 650° C., and had a large number of pits when the temperature was 1,100° C.
  • FIG. 8-2 is a graph comparing between the crystallinity of the GaN layers with respect to the growth temperature of the GaN buffer layer.
  • FIG. 8-2 shows that the crystallinity was relatively high when the growth temperature was 800° C. to 1,100° C.
  • a method of growing a low-temperature GaN buffer layer at a temperature of 500° C. to 700° C. in order to grow GaN crystals is generally known.
  • this embodiment is characterized by using a GaN buffer layer at 800° C. or more.
  • FIG. 8-3 shows a table relatively comparing between the surface morphology and crystallinity of the GaN layers with respect to the growth temperature of the CaN buffer layer. As shown in FIG. 8-3 , it is favorable to grow the GaN buffer layer at about 800° C. to 1,000° C., particularly, about 900° C.
  • the growth temperature range of the GaN buffer layer growth process is preferably 800° C. to 1,100° C., and more preferably, 800° C. to 1,000° C.
  • the thickness of the GaN buffer layer can be widely selected by the growth method.
  • MOCVD method good GaN crystals can be obtained even when the thickness is a few ten nm or more.
  • HVPE method enabling a growth rate higher than MOCVD method is used, a GaN buffer can be grown from a few ⁇ m to a few ten ⁇ m. In reality, however, it is difficult for HVPE method having a growth rate of 100 ⁇ m/hr or more to control the thickness of the GaN buffer layer to 10 nm or less.
  • the thickness of the GaN buffer layer is as small as a few ten nm or less, many pits are formed in the surface of the GaN layer, and the crystallinity deteriorates as well, so the thickness is preferably 50 nm or more.
  • HVPE method HVPE method was used, the surface morphology and crystallinity of the GaN layer changed in accordance with the thickness of the GaN buffer layer.
  • FIG. 8-4 shows the crystallinity of the GaN layer as a function of the thickness of the GaN buffer layer grown by HVPE method.
  • the smallest thickness (the leftmost point) of the measured GaN buffer layer was 20 nm, and the next film thickness (the next point) was 50 nm.
  • This graph reveals that the crystallinity was relatively stable when the thickness of the GaN buffer layer was 50 nm to 30 ⁇ m.
  • the GaN buffer layer thickness was less than 50 nm or larger than 30 ⁇ m, a uniform GaN buffer layer was difficult to form, and the crystallinity deteriorated.
  • the thickness of the GaN buffer layer grown in the GaN buffer layer growth process is preferably 50 nm to 30 ⁇ m.
  • a metal such as Cr or Cu that hardly absorbs hydrogen is used as the metal buffer layer, so voids (air holes) as described in patent reference 2 are not formed in the interface between the metal buffer layer and GaN buffer layer, and the GaN buffer layer is flat. Note that in patent reference 2, Ti that easily occludes hydrogen is used as the metal buffer layer.
  • a high-temperature GaN single crystal was successively grown at 1,000° C. or higher than the growth temperature of the GaN buffer layer.
  • This high-temperature GaN single-crystal film can be grown within a wide thickness range in accordance with the purpose.
  • the object is a GaN freestanding substrate, a thick film having a thickness of 100 ⁇ m or more can be grown.
  • the film thickness is preferably a few nm to a few ten ⁇ m.
  • FIG. 9 illustrates the X-ray diffraction data of a grown 25- ⁇ m thick GaN layer.
  • FIG. 9( a ) shows the (0002) rocking curves
  • FIG. 9( b ) shows the (10-11) rocking curves, in each of which the Cr buffer layer film thickness was changed.
  • the (0002) peak reflects spiral dislocation
  • the (10-11) peak reflects spiral dislocation+edge dislocation.
  • the optimum Cr buffer film thickness was found to be 10 to 20 nm.
  • FIG. 10 is a photograph of a structure in which a Cr metal buffer layer was nitrided on a 2-inch sapphire substrate, a GaN buffer layer was grown by HVPE method on the nitrided Cr metal buffer layer, and a high-temperature GaN single-crystal film was grown on the GaN buffer layer. In this case, it was possible to obtain a flat mirror surface.
  • the growth temperature was 1,000° C. or more.
  • FIG. 11 shows an SEM sectional photograph of a structure obtained by growing a 14- ⁇ m thick GaN buffer layer and 30- ⁇ m thick high-temperature GaN single-crystal layer. This photograph clearly shows the interface between the GaN buffer layer and high-temperature GaN single-crystal layer.
  • the high-temperature GaN single-crystal layer can be variously grown to have a thickness of a few ⁇ m to a few hundred ⁇ m in accordance with the object of application. It is also possible to grow n-type, undoped, or p-type GaN.
  • a GaN substrate obtained by vapor-depositing a metal buffer layer on a sapphire substrate and growing high-temperature, high-quality, single-crystal GaN by HVPE method in the fabrication process from steps 1) to 4) described above can be used as a GaN template substrate for fabricating a GaN-based light emitting diode or laser diode.
  • Various element structures such as a blue InGaN/GaN light emitting diode, ultraviolet GaN/AlGaN light emitting diode, laser diode, and electronic element can be formed on a GaN template substrate fabricated in steps 1) to 4) described above.
  • a GaN template substrate is fabricated by using HVPE method
  • an element structure can be formed on the substrate by the MOCVD crystal growth method that is presently most widely used. After that, individual light emitting elements or electronic elements are obtained by separating the element structure into chips.
  • FIG. 12( a ) shows an example of the fabrication of a representative light emitting element structure. This is an example in which a GaN-based light emitting element structure or electronic element structure is formed on a GaN single-crystal layer 220 by MOCVD method or MBE method. It is also possible to fabricate other various light emitting element structures and electronic element structures.
  • FIG. 12( b ) shows the formation of an electrode when a GaN buffer layer 222 and GaN single-crystal layer 220 are undoped.
  • An n-type electrode 142 is formed by partially etching an n-GaN layer 130 by dry etching.
  • FIG. 12( c ) shows the case that dry etching is advanced to a GaN buffer layer 222 and GaN single-crystal layer 220 , and a metal buffer layer 210 is used as an n-type electrode 142 .
  • a metal buffer layer 210 is used as an n-type electrode 142 .
  • a top-down electrode type light emitting element can be fabricated by removing the metal buffer layer 210 or metal nitride layer 212 in the interface between the sapphire substrate and GaN by selective chemical etching from the light emitting element structure or electronic element structure fabricated by the above steps, thereby separating the sapphire substrate 120 and the chip of the light emitting element or electronic element. The process of fabricating this element will be explained below with reference to FIG. 13 .
  • a light emitting element or electronic element structure is fabricated by using MOCVD method or MBE method on a GaN template substrate including a GaN single-crystal layer 220 formed by HVPE method or MOCVD method. It is also possible to form a template substrate by forming a single-crystal layer of In x Ga 1-x N, Al x Ga 1-x N, or Al x In y Ga 1-x-y N, instead of the GaN single-crystal layer 220 .
  • a light emitting element structure or electronic element structure is fabricated on this template substrate by using MOCVD method or MBE method.
  • FIG. 13 a shows the case that a light emitting element is formed, so the fabrication of this light emitting element will be explained below with reference to FIG. 13 .
  • Another conductive support substrate (e.g., an Si substrate) 230 is connected on the uppermost layer of the GaN-based light emitting element structure or electronic element structure by using a junction layer 232 having high conductivity ( FIG. 13 b ). This facilitates handling when performing selective chemical etching of the metal buffer layer to be explained later.
  • FIG. 13 c ( 1 ) is a schematic sectional view
  • FIG. 13 c ( 2 ) is a plan view viewed from the surface of the sapphire substrate 120 .
  • the sapphire substrate 120 is separated by selective chemical etching of the metal buffer layer 210 ( FIG. 13 d ). In this step, the sapphire substrate 120 can be separated by supplying an etching solution through spaces between the chips. With this process it is possible to suppress the formation of cracks.
  • a secondary scribing step is performed in which the conductive substrate 230 is separated into individual chips ( FIG. 13 e ).
  • the GaN buffer layer 222 and GaN single-crystal layer 220 are formed into p-type or n-type GaN layers.
  • FIG. 13 f is a schematic view showing a structure in which electrodes 142 and 144 are formed in the upper and lower portions, and the top-down electrode type light emitting element is mounted on a submount layer 110 .
  • the primary scribing step described above is a preparation step for chip separation, and the sapphire substrate is separated by the subsequent chemical etching.
  • the secondary scribing is a chip separation step that separates the conductive support substrate. Note that the primary scribing has the effect of reducing the stress generated when the metal buffer layer is etched, thereby suppressing the formation of cracks during the etching.
  • the object of the second scribing step is to completely separate the chips in the second scribing step for the adhered conductive substrate.
  • FIG. 14 illustrates a light emitting element.
  • FIG. 14( a ) shows the case where the structure is separated to the metal nitride layer 212 ).
  • a conductive support substrate e.g., an Si substrate
  • a junction layer 232 having high conductivity As the junction layer, it is possible to use, for example, Cu, Au, or Ag.
  • the metal buffer layer 210 or metal nitride layer 212 is separated from a sapphire substrate 120 by selective chemical etching ( FIG. 14( c )).
  • the above-mentioned selective chemical etching uses an etching solution corresponding to the types of the nitrided metal buffer layer and metal nitride layer. Many types of etching solutions can be selected for one metal buffer layer and one metal nitride layer.
  • the present invention is thus characterized by selectively etching the metal buffer layer and metal nitride layer at the same time by means of the same etching solution.
  • Cr can be etched by either wet etching or dry etching.
  • Known etching solutions are, for example, HCl, HNO 3 , HClO 4 , and CAN (Ceric Ammonium Nitrate).
  • N-polarity GaN surface is etched by a chemical solution more easily than a Ga-polarity GaN surface.
  • An N-polarity GaN surface appears after Cr and CrN of the metal buffer layer are etched, and this N-polarity GaN surface may be a rough surface because it is etched with an etching solution. Therefore, a solution mixture of Ce(NH 4 ) 2 (NO 3 ) 6 +HClO 4 +H 2 O having little influence on the N-polarity GaN surface is suitable.
  • nitric acid (HNO 3 )+water (H 2 O) can be used as an etching solution.
  • an electrode can be formed on the surface of the GaN-based element structure (normally, the GaN-based semiconductor surface) of the separated chip.
  • the metal buffer layer 210 existing in the interface between the sapphire substrate and light emitting element reflects light emitted from the active layer 150 by injection of an electric current. In a surface emission type light emitting element, this reflected light from the metal buffer layer 210 increases the light emission efficiency.
  • FIGS. 15( a ) and 15 ( b ) are schematic views showing this.
  • FIG. 15( a ) shows electrode formation when the GaN buffer layer 222 and GaN single-crystal layer 220 are undoped.
  • an n-type electrode 142 is formed by partially etching the n-GaN layer by dry etching.
  • FIG. 15( b ) shows the case where dry etching is advanced to the GaN buffer layer 222 and GaN single-crystal layer 220 , and the metal buffer layer 210 is used as an n-type electrode 142 .
  • the thickness of the metal buffer layer was determined based on simulation.
  • FIG. 16 shows examples of the calculations of reflection, including absorption to a wavelength of 460 nm, performed by changing the thicknesses of the metal buffer layers of Cr and Cu.
  • a maximum reflectance was about 40% when the thickness of Cr was about 200 ⁇ (about 20 nm), and about 35% when the thickness of Cu was about 400 ⁇ (about 40 nm). The light emission efficiency of the light emitting element can be increased by this reflection in the interface.
  • FIG. 17 shows the result of the calculation of the reflectance to the wavelength of incident light when the thickness of the Cr metal buffer layer was 100 ⁇ (10 nm) and the wavelength was 460 nm. The result shown in FIG. 17 indicates that a constant reflectance was maintained regardless of the wavelength, so the present invention is also applicable to an ultraviolet light emitting diode.
  • FIG. 18 shows the measurement values of a sample fabricated by setting the thickness of the Cr metal buffer layer to 100 ⁇ (10 nm).
  • FIGS. 17 and 18 reveal that the calculated values and measurement values match at a ratio of 19% to 20%. That is, to obtain a high-luminance light emitting diode using the reflectance of the metal buffer layer, an optimum thickness must be set by taking account of absorption, reflection, and transmission at the light emission wavelength. The optimum thickness of Cr or Cu can be determined based on simulation.
  • a GaN freestanding substrate can be fabricated by selective chemical etching of the metal buffer layer or/and the metal nitride layer.
  • a high-temperature GaN single-crystal layer was grown on a metal buffer layer on a sapphire substrate, and the thickness of the grown high-temperature GaN single-crystal layer was finally set at 100 ⁇ m or more.
  • a GaN freestanding substrate can be fabricated after the growth by separating thick GaN film from the sapphire substrate by selective chemical etching of the metal buffer layer or a metal nitride layer.
  • FIG. 19( a ) is a schematic sectional view showing a structure in which a thick GaN film 224 is grown on a metal buffer layer 210 by HVPE method
  • FIG. 19( b ) is a schematic view showing a GaN freestanding substrate fabricated by selective chemical etching of the metal buffer layer 210 .
  • FIG. 20 shows an SEM sectional photograph of a GaN freestanding substrate obtained by growing a 122- ⁇ m thick high-temperature GaN single-crystal layer to be used as a GaN freestanding substrate, and then performing selective chemical etching of the metal buffer layer. The etching was performed under the same etching conditions as described above. In this etching, the metal buffer layer and a metal nitride layer can be simultaneously selectively etched with almost the same etching solution.
  • the GaN freestanding substrate can be separated from the sapphire substrate by selective chemical etching of the metal buffer layer and metal nitride layer as described above, the separated surface of the GaN freestanding substrate is also flat. This obviates the need for an additional polishing step of removing or planarizing the metal nitride layer remaining on the separated side, unlike in patent references 1 and 2.
  • a GaN layer can be grown after directly nitriding the surface of a Cu substrate capable of providing a metal single-crystal substrate as a presently commercially available substrate, and forming a GaN buffer layer on the Cu metal nitride layer, or after nitriding the surface of the Cu substrate by the above-mentioned method, and forming a GaN buffer layer on the Cu metal nitride layer.
  • a GaN-based light emitting diode can be formed on the grown GaN layer without using any submount in the light emitting diode packaging step.
  • FIG. 21 illustrate fabricated structures.
  • FIG. 21( a ) shows the case where a CaN layer 220 was grown on a Cu substrate 125 through nitridation process, and light emitting diode structures 130 , 150 , and 160 were directly grown on the GaN layer 220 .
  • FIG. 21( b ) shows a structure obtained by forming a Cu layer 210 on a Cu substrate 125 by vacuum vapor deposition method, sputtering method, or chemical vapor deposition method, performing nitridation process similar to that shown in FIG. 21( a ), growing a GaN buffer layer 222 and high-temperature GaN single-crystal layer 220 , and finally fabricating a light emitting element on top of the structure.
  • Patent reference 2 discloses that Ti is used as a metal buffer layer, and GaN is grown on nitrided Ti and removed by using the decrease in mechanical strength caused by air spaces formed by desorption of hydrogen contained in the region.
  • the disclosed metal nitride layer is a multi-domain layer and has low crystal orientation, and the crystallinity of the GaN layer on this metal nitride layer is also insufficient, presumably because the method as described above is used.
  • the method of the present invention keeps flatness with which no air spaces form in the metal buffer layer region, and can also improve the orientation of the metal nitride layer, so the GaN layer on this metal nitride layer well improves immediately after the start of growth.
  • this metal buffer layer region can be chemically etched and hence readily removed from the underlying substrate such as sapphire, so a high-quality GaN freestanding substrate can be obtained.
  • the flatness of the removed GaN and the removal surface of the underlying substrate is maintained, and this achieves the additional effect that at least the underlying substrate can be used any number of times. Note that in the method described in patent reference 2, the reaction probably occurs between the underlying substrate and metal buffer layer as well, so the removed underlying substrate must be polished before being reused because the surface is roughened. Also, this reaction presumably makes removal by chemical etching difficult in the method described in patent reference 2.
  • GaN or AlN was mainly used as a low-temperature buffer layer in order to implement a GaN-based light emitting element on a sapphire substrate.
  • the present invention has successfully grown a high-quality GaN single crystal by using a metal buffer layer, metal nitride layer, and GaN buffer layer as new buffer layers.
  • a new amorphous metal can be used as a GaN buffer layer by the technique proposed by the present invention.
  • This makes various element applications feasible, and makes growth on a metal, semiconductor, and dielectric material in an amorphous state possible.
  • GaN crystal growth is presently limited on a sapphire substrate and SiC substrate, the present invention is an important technique capable of increasing the number of types of substrates usable in GaN crystal growth.
  • the technique provided by the present invention provides an important technique for next-generation GaN-based element applications.
  • a high-efficiency light emitting diode can be fabricated by using a metal buffer layer. It is also possible to, for example, reduce the number of fabrication steps of a top-down electrode type light emitting element obtained by the conventional laser lift-off method, provide various types of metal buffer layers, and provide various substrates. Practical economical and technical effects are as follows.
  • the conventional GaN-based light emitting diode and laser diode mainly use a sapphire substrate or SiC substrate.
  • the present invention makes it possible to use an Si substrate, GaAs substrate, metal single-crystal substrate, and amorphous substrate, and use various metal buffer layers.
  • a GaN freestanding substrate can be fabricated by growing a thick GaN film on a sapphire substrate including a metal buffer layer, and separating the thick CaN film from the substrate by selective chemical etching of the metal buffer layer or a metal nitride layer.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Led Devices (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Chemical Vapour Deposition (AREA)
  • Semiconductor Lasers (AREA)

Abstract

A GaN-based thin film (thick film) is grown using a metal buffer layer grown on a substrate. (a) A metal buffer layer (210) made of, for example, Cr or Cu is vapor-deposited on a sapphire substrate (120). (b) A substrate obtained by vapor-depositing the metal buffer layer (210) on the sapphire substrate (120) is nitrided in an ammonia gas ambient, thereby forming a metal nitride layer (212). (c) A GaN buffer layer (222) is grown on the nitrided metal buffer layers (210, 212). (d) Finally, a GaN single-crystal layer (220) is grown. This GaN single-crystal layer (220) can be grown to have various thicknesses depending on the objects. A freestanding substrate can be fabricated by selective chemical etching of the substrate fabricated by the above steps. It is also possible to use the substrate fabricated by the above steps as a GaN template substrate for fabricating a GaN-based light emitting diode or laser diode.

Description

    TECHNICAL FIELD
  • The present invention relates to the fabrication of a GaN freestanding substrate or GaN template substrate and a method of fabricating a GaN-based element using the GaN template substrate and including a light-emitting element such as a light-emitting diode or laser diode or an electronic element and, more particularly, to the fabrication of a high-efficiency light emitting element or the like performed by a GaN single crystal growth method using a metal buffer layer.
  • BACKGROUND ART
  • Nichia Corporation, Japan and Lumi LED, U.S.A. are going ahead in the fields of the development and production of blue and white light emitting diodes and laser diodes using GaN-based compound semiconductors. Recently, various high-luminance light emitting element structures to be applied to the fields of illumination such as household fluorescent lamps and LCD (Liquid Crystal Display) backlights have been proposed and produced. GaN-based materials have well exhibited their possibilities not only as optical elements but also as high-power, high-temperature electronic elements. Presently, high-quality GaN crystals can be grown on a sapphire substrate by using the MOCVD growth method.
  • An example of the principal core techniques is the development of a low-temperature buffer layer. It is possible by using the MOCVD growth method to grow an amorphous or polycrystalline AlN or GaN buffer layer on a sapphire substrate at a low growth temperature of 400° C. to 700° C., and grow high-quality GaN crystals at a high temperature of 1,000° C. or more. That is, the technical development of the low-temperature buffer layer is presently the principal technique reaching the production of light emitting elements.
  • At present, however, the important subjects of the GaN-based light emitting elements are a high efficiency, a high output, and a short wavelength in the ultraviolet region. GaN-based thin films and thick films can be grown by methods such as MOCVD (Metal Organic Chemical Vapor Deposition), MBE (Molecular Beam Epitaxy), and HVPE (Hydride Vapor Epitaxy), in accordance with the purposes of the growth, and optical elements or electronic elements are implemented by using these methods. In particular, the HVPE growth method is mainly used in the fabrication of a GaN GaN freestanding substrate obtained by growing a thick GaN film on a sapphire substrate at a high growth rate of 100 μm/hr or more, and separating the substrate and thick GaN film by the laser lift-off method. In the fabrication of GaN-based optical or electronic elements, sapphire or SiC is presently mainly used as a substrate for crystal growth. However, a large lattice mismatching and a large thermal expansion coefficient difference cause a high defect density, that is, a dislocation density of about 1010/cm2, thereby posing many problems such as element characteristic deterioration and the difficulty in element processing caused by the chemical resistance characteristic. Low-defect thin films can be grown by using various buffer layers to decrease the dislocation density, and by using the selective growth or lateral growth technique such as LEO (Lateral Epitaxial Overgrowth) or the PENDEO epitaxy method (non-patent reference 1). However, these growth techniques increase the unit cost of production because a number of steps are necessary to fabricate a substrate before the growth, and also have problems in reproducibility and yield.
  • A practical conventional technique of fabricating a high-luminance, high-output, blue light emitting diode will be described below. When fabricating a GaN-based light emitting diode on an insulator sapphire substrate, the TOP emission LED method as shown in FIG. 1 that emits light in the direction of the upper portion of a thin film is conventionally mainly used. Recently, however, as shown in FIG. 2( a), the light emission output can be increased to be about twice that of the conventional TOP emission LED method by using the LED-chip method (or the flip-chip method) that emits light in the direction of a sapphire substrate. Also, a high heat dissipating effect can be obtained because it is possible to perform a packing step in which a submount 110 having high conductivity and a thin film that generates heat are packaged close to each other. The output increases because the LED upper metal electrode does not physically limit the light. Also, as shown in FIG. 2( b), a mirror-coating 180 of the submount 110 can further increase the light emission efficiency.
  • Recently, as shown in FIG. 3, a new LED structure (FIG. 3( d)) having a top-down electrode is proposed which is fabricated by connecting an LED structure formed by growing a thin film on a sapphire substrate 120 by MOCVD (FIG. 3( a)) to a Si substrate 190 by using a metal junction layer 182 (FIG. 3( b)), and separating the sapphire substrate 120 and thin film by using the laser lift-off technique (FIG. 3( c)).
  • As another method of a high-output, high-efficiency light emitting diode, a patterned sapphire substrate 122 is sometimes used as shown in FIG. 4. This is a method in which fine patterns formed on the sapphire substrate 122 cause irregular reflection of light generated from an active layer of a light emitting element, and increase the amount of light emitted from the surface by suppressing the transmittance of light through the sapphire substrate, thereby increasing the light emission efficiency of the element.
  • As described above, the flip-chip technique, the use of the patterned sapphire substrate, the technique that increases the efficiency by using a reflecting electrode metal, and the like have been proposed to fabricate high-luminance, blue and ultraviolet light emitting diodes and laser diodes, but various problems such as the complexity of fabrication steps and the inefficiency of production have arisen. When growing a thin GaN film by using the conventional techniques, it is essential to form a seed layer of a low-temperature GaN or AlN buffer layer in order to grow a high-quality thin film because the growth is hetero growth on a substrate made of different material, such as a sapphire. However, even when this buffer layer exists, a large lattice mismatching and a large thermal expansion coefficient difference cause a high defect density, that is, a dislocation density of about 1010/cm2.
  • Also, an electrode is difficult to form on the sapphire substrate because the sapphire substrate has an insulation property. Therefore, complicated steps including a step of dry-etching a grown thin film by about a few μm is necessary to form an electrode for a device.
  • Note that the fabrication of a device on a GaN substrate, instead of a sapphire substrate, has been regarded as most promising in order to greatly increase the LED light emission efficiency, achieve a high-current operation and high luminance, and fabricate a high-output ultraviolet laser. However, GaN bulk growth is technically difficult in the conventional GaN substrate fabrication. Instead, therefore, a thick GaN film is grown on a sapphire substrate by using the HVPE method, and separated from the substrate by mechanical polishing or the laser lift-off method, thereby fabricating a GaN freestanding substrate. Since, however, these methods require a high process cost after the growth of the thick GaN film, the development of a low-cost process has been desired.
  • The present inventors have grown a GaN layer on a CrN layer directly formed on a substrate by the MBE method (non-patent references 2, 3, and 4). To increase the area and throughput, however, it is possible to stack Cr by a method such as sputtering suited to mass-production, instead of stacking a CrN layer by the MBE method or the like, and form a Cr nitride layer by nitriding Cr in an HVPE apparatus capable of high-speed film formation and mass-production, thereby forming a template for GaN growth. Unfortunately, even when Cr is stacked on a sapphire substrate, this Cr forms a polycrystalline or multi-domain layer. A single crystal is difficult to grow on a polycrystalline or multi-domain layer. In addition, Cr forms an extremely stable Cr oxide (passivity) as is well known (a Cr oxide layer naturally forms on the surface of stainless steel, and protects the interior of stainless steel against corrosion). Since the substrate is moved from the sputtering apparatus to the HVPE apparatus by batch processing, the substrate must be transferred in the air, and Cr surface oxidation occurs during the process. The existence of this oxide layer interferes with the growth of a GaN single crystal. To epitaxially grow single-crystal GaN on a Cr nitride as described in non-patent references 2, 3, and 4, it is necessary to further form the nitrided Cr nitride layer into a single crystal. It is of course also possible to stack another metal by sputtering, nitride the metal, and epitaxially grow single-crystal GaN on the nitrided metal, but the above-mentioned difficulties (a metal film stacks as a polycrystalline layer, causes surface oxidation, and makes the formation of a single crystal difficult) still exist. Accordingly, a demand has arisen for the development of the process of GaN growth on a metal stacked film.
  • Note that patent references 1 and 2 also describe the growth of a GaN layer on a metal film. However, as the references disclose, although a GaN layer is formed after the formation of AlN, Al is unfavorable to the subsequent GaN growth process because the melting point of Al is low as a metal buffer layer (see patent reference 1). Also, although titanium is used as a metal film to form air spaces in a GaN layer by a Ti film and TiN film and then to detach the GaN layer, the air spaces may deteriorate the crystallinity of the GaN layer (see patent reference 2).
  • Non-patent reference 1: Pendeo-epitaxy versus Lateral Epitaxial Overgrowth of GaN: A comparative study via finite element Analysis, Zheleva, W. M. Ashmawi, K. A. Jones, phys. Stat. sol. (a) 176, 545 (1999)
  • Non-patent reference 2: Low-Temperature CrN Buffer Layers for GaN Growth Using Molecular Beam Epitaxy (31st International Symposium on Compound Semiconductors: announced in Sep. 12 to 16, 2004)
  • Non-patent reference 3: Growth and Characterization of HVPE GaN on c-sapphire with CrN Buffer Layer (31st International Symposium on Compound Semiconductors: September, 2004).
  • Non-patent reference 4: CrN Buffer Layer Study For GaN Growth Using Molecular Beam Epitaxy (22nd North American Conference on Molecular Beam epitaxy: October, 2004).
  • Patent reference 1: Japanese Patent Laid-Open No. 2002-284600
  • Patent reference 2: Japanese Patent Laid-Open No. 2004-39810
  • DISCLOSURE OF INVENTION Problems that the Invention is to Solve
  • As described in the prior art, a high-quality GaN GaN freestanding substrate fabrication technique is desirable to truly put GaN-based elements into practical use. This requires both a technique that forms a high-quality GaN layer on a substrate made of, for example, sapphire, and a technique that separates the GaN layer from the substrate. The present inventors have shown that, although MBE growth method is used, a GaN film having high crystallinity is obtained by epitaxially growing CrN on a sapphire substrate, and subsequently growing GaN layer.
  • Unfortunately, it is difficult to obtain a thick GaN layer by this MBE growth method, so the method is difficult to apply a technique to fabricate the GaN GaN freestanding substrate. To increase the area and throughput, it is necessary to stack Cr on a sapphire substrate or the like by, for example, sputtering method, to form an epitaxial Cr nitride film by nitriding stacked Cr in an HVPE apparatus capable of high-speed growth and mass-production, and subsequently form a thick GaN film on the Cr nitride film.
  • Problems to be solved are to make the Cr nitride film, which is obtained by nitriding stacked Cr in the HVPE apparatus and serves as at least a CaN growth interface, be a single-crystal film similar to a CrN film formed by MBE growth method, and to implement a technique that detaches a GaN layer grown on the Cr nitride film by, for example, dissolving a Cr-containing layer forming the interface between the GaN layer and a substrate made of sapphire or the like.
  • It is an object of the present invention to obtain an industrially practical technique on the basis of the findings on MBE growth method obtained by the present inventors, thereby providing a GaN GaN freestanding substrate fabrication technique.
  • It is another object of the present invention to fabricate a GaN-based element using the fabricated GaN template substrate and including a light emitting element such as a light emitting diode or laser diode or an electronic element.
  • Means of Solving the Problems
  • To achieve the objects of the present invention, the present invention is a GaN single crystal growth method characterized by comprising a growth process of growing a metal buffer layer on a substrate, a nitridation process of forming a metal nitride layer by nitriding the surface or the whole of the metal buffer layer, a GaN buffer layer growth process of growing a GaN buffer layer on the metal nitride layer, and a GaN layer growth process of growing a single-crystal GaN layer on the GaN buffer layer, wherein the metal buffer layer is made of Cr or Cu.
  • Also, the present invention is a GaN single crystal growth method characterized by comprising a growth process of growing a metal buffer layer on a substrate, a nitridation process of forming a metal nitride layer by nitriding the surface or the whole of the metal buffer layer, a GaN buffer layer growth process of growing a GaN buffer layer on the metal nitride layer, and a GaN layer growth process of growing a single-crystal GaN layer on the GaN buffer layer, wherein the metal nitride layer has (111) orientation.
  • It is also possible to use a metal substrate as the substrate, and form a metal nitride layer by nitriding the surface of the metal substrate in the nitridation process.
  • In the GaN single crystal growth method described above, when the substrate is a substrate having a metal layer, it is possible to nitride the surface of the metal layer by using it as a metal buffer layer, or grow a metal buffer layer on the metal layer.
  • Note that the nitridation process is preferably performed by a gas containing ammonia. Note also that the nitriding temperature range is preferably 500° C. to 1,000° C.
  • It is also desirable to set the growth temperature range in the GaN buffer layer growth process at 800° C. to 1,100° C., and the thickness of the GaN buffer layer at 50 nm to 30 μm.
  • The present invention is also a GaN-based element fabrication method of fabricating a GaN-based element, characterized by comprising a step of fabricating a GaN-based element structure on a GaN single-crystal layer obtained by a method of growing a GaN single crystal on a metal buffer layer or a metal nitride layer, and a chip separation step of separating chips.
  • The method can further comprise a step of forming a conductive junction layer and a conductive substrate layer on the GaN-based element structure, the chip separation step performs a primary separation which separates the structure to the brink of the conductive substrate layer, removes the metal buffer layer or the metal nitride layer by selective chemical etching, and performs a secondary separation which separates the conductive substrate layer. With this method, it is possible to fabricate an up-down electrode type light emitting element having an upper electrode and a lower electrode.
  • Otherwise, as the chip separation step, at first a primary separation is performed which separates the metal nitride layer or the metal buffer layer, then a step of forming a conductive junction layer and a conductive substrate layer on the GaN-based element structure, the metal buffer layer or the metal nitride layer is removed by selective chemical etching, and a secondary separation is performed which separates the conductive substrate layer. With this method, it is also possible to fabricate an up-down electrode type light emitting element having an upper electrode and a lower electrode.
  • In a GaN-based element fabricated by the method of fabricating a GaN-based element on a metal buffer layer described above, an electrode may also be formed on the metal buffer layer.
  • Also, in the light emitting element fabricated by the method of fabricating a GaN-based element on a metal buffer layer, emitted light is reflected by the metal buffer layer. With this structure, the light emission efficiency can be increased.
  • In the above-mentioned GaN single crystal growth method, a GaN freestanding substrate can be obtained by first growing a thick GaN single-crystal layer, and then performing a separation step of separating the GaN single-crystal layer by selective chemical etching.
  • EFFECTS OF THE INVENTION
  • The arrangement of the present invention can grow a low-defect, high-quality GaN-based thin film (thick film) by using a metal buffer layer on a substrate made of a different kind of single crystal, a polycrystal, an amorphous semiconductor, or a metal. This GaN-based thin film (thick film) can be formed as an n-type, p-type, or undoped film.
  • Since a GaN template substrate including a metal buffer layer can be fabricated, a light emitting element (e.g., a light emitting diode or laser diode) or electronic element can be fabricated on the substrate.
  • It is also possible to fabricate a high-output, high-luminance light emitting diode by reflection of the metal buffer layer.
  • The GaN-based element fabrication method of the present invention makes it possible not only to improve the performance of a GaN-based element, but also to greatly improve the GaN-based element fabrication steps, thereby largely reducing the GaN-based element fabrication cost.
  • Since a GaN GaN freestanding substrate is fabricated by selective chemical etching of a metal buffer layer or/and a metal nitride layer, it is possible to greatly improve the fabrication process after lift-off, thereby increasing the throughput and largely reducing the fabrication process cost.
  • BRIEF DESCRIPTION OF DRAWINGS
  • FIG. 1 is a schematic view of a conventional CaN light emitting element;
  • FIG. 2( a) is a schematic view of a conventional flip-chip type GaN light emitting element, and FIG. 2( b) is a schematic view of a mirror-coated GaN light emitting element;
  • FIG. 3 shows views each showing an LED structure having a top-down electrode using a metal junction layer, in which FIG. 3( a) shows an LED (Light Emitting Diode) structure grown as a thin film on a sapphire substrate, FIG. 3( b) shows the way a Si substrate is connected by using the metal junction layer, FIG. 3( c) shows the way the sapphire substrate and thin film are separated, and FIG. 3( d) shows a top-down electrode type, high-luminance LED (Light Emitting Diode) structure;
  • FIG. 4 is a schematic view showing the structure of a light emitting element in which fine patterns of a sapphire substrate increase the amount of light emitted from the element by irregular reflection, thereby increasing the light emission efficiency;
  • FIG. 5 shows views of a method of forming a GaN single-crystal layer by using a metal buffer layer of the present invention;
  • FIG. 5-1 shows a table of the physical properties of a buffer layer and the like used when growing a GaN layer, that is, shows the interatomic distances and thermal expansion coefficients of GaN growth buffer layers/substrate materials;
  • FIG. 5-2 is a schematic view showing crystal growing mechanisms on sapphire and CrN;
  • FIG. 6 shows views of X-ray diffraction data of Cr films formed by various methods;
  • FIG. 7 is a photograph showing a Cr metal buffer layer vapor-deposited on a 2-inch sapphire substrate by sputtering;
  • FIG. 7-1 shows photographs each showing the surface morphology of a GaN layer grown on Cr when the nitriding temperature of Cr was changed, that is, FIG. 7-1( a) shows the case that the nitriding temperature was 480° C., FIG. 7-1( b) shows the case that the nitriding temperature was 520° C., FIG. 7-1( c) shows the case that the nitriding temperature was 800° C., FIG. 7-1( d) shows the case that the nitriding temperature was 980° C., and FIG. 7-1( e) shows the case that the nitriding temperature was 1,040° C.;
  • FIG. 7-2 is a table showing the relative evaluations concerning the surface morphology and crystallinity of a high-temperature GaN layer with respect to the nitriding temperature of Cr;
  • FIG. 8 is an SEM sectional photograph of a sample obtained by growing a 5-μm thick GaN buffer layer at a temperature of 800° C. to 1,000° C. after a metal buffer layer was nitrided;
  • FIG. 8-1 shows photographs each showing the surface morphology of a GaN layer grown on a GaN buffer layer with respect to the growth temperature of the GaN buffer layer, that is, FIG. 8-1( a) shows the case that the nitriding temperature was 650° C., FIG. 8-1( b) shows the case that the nitriding temperature was 700° C., FIG. 8-1( c) shows the case that the nitriding temperature was 800° C., FIG. 8-1( d) shows the case that the nitriding temperature was 900° C., FIG. 8-1( e) shows the case that the nitriding temperature was 1,000° C., FIG. 8-1( f) shows the case that the nitriding temperature was 1,100° C., FIG. 8-1( g) shows the case that the nitriding temperature was 1,150° C., and FIG. 8-1( h) shows the case that the nitriding temperature was 1,200° C.;
  • FIG. 8-2 shows the relative comparison between the crystallinity of GaN layers with respect to the growth temperature of a GaN buffer layer;
  • FIG. 8-3 is a table showing the relative evaluations of GaN layers grown on GaN buffer layers with respect to the growth temperatures of the GaN buffer layers;
  • FIG. 8-4 is a graph showing the relative comparison between the crystallinity of GaN layers with respect to the thickness of a GaN buffer layer;
  • FIG. 9 shows graphs of the X-ray rocking curves of GaN layers;
  • FIG. 10 is a photograph showing a GaN single-crystal film grown after nitriding a Cr metal buffer layer, and growing a GaN buffer layer on the Cr metal buffer layer, that is, a photograph showing a GaN single-crystal film grown on a Cr metal buffer layer by HVPE method;
  • FIG. 11 is an SEM sectional photograph of a sample obtained by growing a 14-μm thick GaN buffer layer and 30-μm thick GaN single-crystal layer on a sapphire substrate in the process of forming and nitriding a Cr metal buffer layer;
  • FIG. 12( a) is a sectional view showing the structure of a GaN-based light emitting element, FIG. 12( b) is a sectional view showing the structure of a GaN-based light emitting element, and FIG. 12( c) is a sectional view showing the structure of a GaN-based light emitting element;
  • FIG. 13 a is a sectional view showing a light emitting element grown on a GaN template substrate including a metal buffer layer;
  • FIG. 13 b is a sectional view showing a structure obtained by connecting a conductive substrate on a GaN-based light emitting element structure by using a conductive junction layer;
  • FIG. 13 c-(1) is a sectional view showing chip separation in a primary scribing step, and FIG. 13 c-(2) is a plan view of a sapphire substrate;
  • FIG. 13 d is a sectional view showing separation of a sapphire substrate by selective chemical etching of a metal buffer layer;
  • FIG. 13 e is a sectional view showing chip separation in a secondary scribing step;
  • FIG. 13 f is a schematic view showing a structure in which a top-down electrode type, high-output light emitting element is mounted on a submount layer after electrodes are formed in the upper and lower portions;
  • FIG. 14 shows views for explaining another method of fabricating a top-down electrode type light emitting element or electronic element, that is, FIG. 14( a) is a sectional view showing chip separation by primary scribing or dry etching, FIG. 14( b) is a sectional view showing a structure obtained by connecting a conductive substrate on the surfaces of a light emitting element and electronic element having undergone chip separation by using a conductive junction layer, and FIG. 14( c) is a sectional view showing separation of a sapphire substrate by selective chemical etching of a metal buffer layer;
  • FIG. 15 shows views for explaining the way the light emission efficiency is increased by using reflection of a metal buffer layer, that is, FIG. 15( a) is a sectional view of a high-output, high-efficiency light emitting element obtained by reflection of the metal buffer layer, and FIG. 15( b) is a sectional view of another high-output, high-efficiency light emitting element obtained by reflection of the metal buffer layer;
  • FIG. 16 is a graph showing the results (calculated values) of simulation of the reflectance and transmittance obtained by the change in thickness of a metal buffer layer when the light emission wavelength is 460 nm;
  • FIG. 17 is a graph showing the result (calculated value) of calculation of the reflectivity (reflectance) with respect to the light emission wavelength when the thickness of a Cr metal buffer layer is 100 Å (10 nm);
  • FIG. 18 is a graph showing the measurement value (experimental value) of the reflectivity (reflectance) with respect to the light emission wavelength in a sample formed by setting the thickness of a Cr metal buffer layer to 100 Å (10 nm);
  • FIG. 19 shows views of the fabrication of a GaN freestanding substrate by selective chemical etching of a metal buffer layer, in which FIG. 19( a) is a sectional view when a thick GaN film is grown on the metal buffer layer by HVPE method, and FIG. 19( b) is a sectional view showing the way a sapphire substrate and the thick GaN layer (freestanding substrate) are separated by selective chemical etching of the metal buffer layer;
  • FIG. 20 is a sectional SEM photograph of a GaN freestanding substrate obtained by selective chemical etching of a Cr metal buffer layer; and
  • FIG. 21 shows views of a method of growing a thick GaN layer on a Cu substrate, in which FIG. 21( a) is a sectional view showing a structure in which a GaN template substrate including no Cu metal buffer layer is formed on the Cu substrate, and a light emitting element structure is formed on the GaN template substrate, and FIG. 21( b) is a sectional view showing a structure in which a GaN template substrate including a Cu metal buffer layer is formed on the Cu substrate, and a light emitting element structure is formed on the GaN template substrate.
  • EXPLANATION OF REFERENCE NUMERALS
    • 100: GaN-based element
    • 110: Submount layer
    • 120: Sapphire substrate
    • 122: Patterned sapphire substrate
    • 125: Cu substrate
    • 130: N-GaN layer
    • 142: N-type electrode
    • 144: P-type electrode
    • 150: Active layer (InGaN QW layer)
    • 160: P-GaN layer
    • 172, 174: Interconnection
    • 176, 178: Au bump
    • 180: Metal mirror coating layer
    • 182: Metal junction layer
    • 190: Si substrate
    • 210: Metal buffer layer
    • 212: Metal nitride layer
    • 220: GaN single-crystal layer
    • 222: GaN buffer layer
    • 224: Thick GaN layer
    • 230: Conductive substrate
    • 232: Conductive junction layer
    • 300: Light emitting element structure
    • 400: GaN template substrate
    • 501: Chip
    • 502: Trench formed by scribing
    • 600: Region to be etched
    BEST MODE FOR CARRYING OUT THE INVENTION
  • The present invention forms a metal buffer layer on a different kind of single-crystal substrate, a polycrystalline substrate, an amorphous substrate, or a metal substrate, in addition to a sapphire substrate and SiC substrate, by electron beam evaporation method (E-beam evaporator), thermal evaporation method (Thermal evaporator), sputtering method (Sputter), chemical vapor deposition method (Chemical Vapor Deposition), or metal organic chemical vapor deposition (MOCVD), and then grows single-crystal GaN on the metal buffer layer. It is the first attempt to use a metal as a buffer layer on various substrates, and fabricate a light emitting element or electronic element on the metal buffer layer. This makes it possible to provide various structures and various substrates of GaN-based light emitting elements in the future. Since the metal buffer layer is inserted in the interface between any of various substrates such as a sapphire substrate or SiC substrate and a GaN-based single-crystal thin film (thick film), it is possible to prevent light generated by an active layer of a light emitting element from transmitting through the sapphire substrate, and increase the extraction efficiency of light emission by reflection of the metal buffer layer in the interface. It is also possible to efficiently separate the light emitting element or an electronic element from the substrate by selective chemical etching of the metal buffer layer or a metal nitride layer in the interface, thereby forming a top-down electrode.
  • The following can be pointed out as the important elemental techniques of the present invention.
  • 1) The technique that forms a nitridable metal layer.
  • 2) The nitridation technique that forms GaN growth nuclei on the metal buffer layer in a reaction tube of HVPE or in a chamber of MOCVD or MBE.
  • 3) The technique that grows a GaN buffer layer on the metal buffer layer.
  • 4) The technique that grows a GaN single-crystal layer.
  • 5) The technique that separates the substrate and GaN layer by selective chemical etching of the metal buffer layer or a metal nitride layer.
  • 6) The technique that, on the GaN single-crystal thin film (thick film) thus formed, forms a light emitting element such as an InGaN/GaN blue light emitting diode, GaN/AlGaN ultraviolet light emitting diode, or laser diode, or an electronic element.
  • 7) The technique that fabricates various optical elements, such as a high-luminance light emitting diode and flip-chip using reflection of the metal interface layer, and a top-down electrode type light emitting element obtained by selective chemical etching of the metal buffer layer.
  • 8) The technique that performs primary chip separation in a scribing step after formation of the optical or electronic element structure, and then performs selective chemical etching of the metal buffer layer. This makes it possible to suppress the generation of cracks, and significantly increase the throughput of the element.
  • 9) The technique that fabricates a GaN freestanding substrate by selective chemical etching of the metal buffer layer.
  • Embodiments of the present invention will be explained in detail below with reference to the accompanying drawings.
  • First, an outline of a method of forming a GaN single-crystal layer by using a metal buffer of the present invention will be explained with reference to FIG. 5.
  • 1) A nitridable metal layer (metal buffer layer) 210 made of, for example, Cr or Cu is formed to have a predetermined thickness (a few nm to a few μm) on a sapphire substrate 120 by vacuum vapor deposition method (E-beam evaporator or thermal evaporator), sputtering method (Sputter), metal organic chemical vapor deposition method (MOCVD), chemical vapor deposition method (Chemical Vapor Deposition), or MBE method (Molecular Beam Epitaxy) (FIG. 5( a)).
  • In case of vacuum vapor deposition method, the substrate temperature is room temperature or less to 1,000° C., and a gas to be used in sputtering method is preferably Ar or nitrogen. In case of chemical vapor deposition method, it is possible to use an alkyl compound or chloride containing a predetermined metal.
  • 2) A substrate in which the metal buffer layer 210 is vapor-deposited on the sapphire substrate 120 is nitrided to form nuclei of GaN crystal growth.
  • Ammonia gas can be used when using MOCVD method and HVPE method as GAN crystal growth methods, and ammonia or nitrogen plasma can be used when using MBE method.
  • Nitridation process is preferably performed in an ammonia gas ambient or an ammonia gas-containing hydrogen or nitrogen gas ambient at a substrate temperature of 500° C. to 1,000° C. A strong reducing function of ammonia can nitride the surface of the metal buffer layer even when the metal buffer layer has a surface oxide layer. Optimum nitriding conditions for forming a uniform metal nitride on the surface of the metal buffer layer, that is, the flow rate of ammonia and the nitriding temperature are determined.
  • This nitridation can form a metal nitride, that is, CrxNy or CuxNy in the case of Cr or Cu used in the embodiment, on the surface of the metal buffer layer by a predetermined thickness in accordance with the conditions of nitriding the surface of the metal buffer layer vapor-deposited in step 1). In this case, the whole metal buffer layer can be formed into a metal nitride by controlling the nitriding conditions.
  • This process can be performed in a reaction tube of an HVPE growth system or MOCVD growth system, or in a MBE chamber.
  • The metal nitride thus formed can function as a nucleus of GaN crystal growth. This will be explained in detail below with reference to a table of FIG. 5-1 showing the physical properties of buffer layers and the like used to grow GaN layers, and a schematic view of FIG. 5-2 showing the growth of crystals on sapphire and CrN.
  • It is well known that when a GaN film is grown on the (0001) plane of sapphire, the GaN film grows with a domain in which the crystal axis of the GaN film rotates 30° in the (0001) plane with respect to the corresponding crystal axis of sapphire. Because the 30° rotation described above reduces the lattice mismatching between sapphire and GaN. Even in this case, however, the lattice mismatching is as large as 16.1% and causes crystal defects in the GaN layer (see FIG. 5-1).
  • When Cr is vapor-deposited on the (0001) plane of sapphire, Cr having a face-centered cubic structure shows (110) orientation. Cr forms CrN having a rock salt structure by nitriding, and shows (111) orientation. When GaN is grown on this (111) plane of CrN, the lattice constant of the (111) plane of CrN has an intermediate value between the lattice constant of the (0001) plane of GaN and the lattice constant of the (0001) plane of sapphire that has rotated 30° (see FIG. 5-1).
  • That is, as shown in FIG. 5-2, when GaN is grown on an ideal (111) plane of CrN formed on a c-plane sapphire substrate, the lattice mismatching is 6.6% between the CrN (111) plane and c-plane sapphire, and 8.9% between the GaN (0001) plane and CrN (111) plane, that is, the lattice mismatching can be reduced step by step compared to the case that GaN is directly grown on c-plane sapphire (the lattice mismatching is 16.1%). This suppresses the formation of crystal defects compared to the case that GaN is directly grown. In addition, CrN has a thermal expansion coefficient of 6.00×10−6 [/K], and this value is also an intermediate value between GaN and sapphire. A difference in thermal expansion at GaN(/a buffer layer)/the substrate interface(s) generates cracks in a thick GaN film on a sapphire substrate when the temperature decreases. However, the use of CrN as the buffer layer can presumably reduce the cracks because the thermal expansion coefficient difference can be reduced stepwise. On the other hand, as shown in FIG. 5-1, the relationship between the thermal expansion coefficients of AlN and TiN is AlN (0001)<GaN (0001)<CrN (111)<Al2O3 (0001)<TiN (111), so AlN and TiN cannot reduce the thermal expansion coefficient difference stepwise.
  • From the foregoing, the crack reducing effect obtained by the stepwise reductions in lattice mismatching and thermal expansion coefficient difference cannot be obtained by the conventional metal nitride film of Al and Ti (AlN and TiN) described in patent references 1 and 2; the crack reducing effect is one merit of using CrN as a buffer layer.
  • 3) A GaN buffer layer 222 is grown on the nitrided metal buffer layers 210 and 212 (FIG. 5( c)). Note that, when the whole metal buffer layer is nitrided, 210 is entirely replaced with 212.
  • 4) Finally, a GaN single-crystal layer 220 is grown (FIG. 5( d)).
  • The GaN single-crystal layer 220 can be grown to have various thicknesses in accordance with the purposes. The substrate fabricated by the above-mentioned steps can be used as a GaN template substrate for fabricating a GaN-based light emitting diode or laser diode.
  • As a substrate for growing the metal buffer layer, it is possible to use a single-crystal or polycrystalline semiconductor substrate such as Al2O3, Si, SiC, or GaAs, or a single-crystal or amorphous substrate such as Nb, V, Ta, Zr, Hf, Ti, Al, Cr, Mo, W, Cu, Fe, or C.
  • Also, as a metal layer used as the metal buffer layer, it is possible to use a nitridable metal such as Ga, Nb, V, Ta, Zr, Hf, Ti, Al, Cr, Mo, W, or Cu.
  • As described above, various metals can be used as the metal buffer layer. However, the nitriding conditions such as the temperature conditions are narrow depending on the type of metal, and this poses the problem of reproducibility. For example, the reproducibility of Ti is low because hydrogen absorption occurs during nitriding using NH3, and desorption of hydrogen absorbed during nitriding and during later GaN growth occurs. This probably makes it impossible to obtain a flat nitride layer necessary for the present invention with high reproducibility.
  • From the viewpoint of reproducibility, Cr and Cu described in the embodiment are most favorable as the metal buffer layer. This result corresponds to the fact that the metal buffer layer made of Cr or Cu is always flat as seen in an SEM sectional photograph shown in FIG. 8.
  • From the foregoing, the metal buffer layer is preferably Cr or Cu, and more preferably, Cr.
  • As a GaN-based single crystal, it is possible to grow a GaN-based thin film (thick film), that is, GaN, InxGa1-xN, AlxGa1-xN, or AlxInyGa1-x-yN. This GaN-based thin film (thick film) can be formed as an n-type, p-type, or undoped film.
  • Also, MOCVD method, MBE method, or HVPE method can be used as a method of growing a GaN buffer layer and GaN single crystal via nitridation process after a nitridable metal layer (metal buffer layer) is formed on a different kind of substrate. After the GaN single-crystal layer is formed, GaN layer can be separated from the substrate by selective chemical etching of the metal buffer layer.
  • The fabrication process will be explained in detail below as an embodiment practiced by using the HVPE growth technique. Note that it is of course also possible to perform the following growth process by using MOCVD method or the like by appropriately changing the growth conditions.
  • 1) Vapor Deposition of Metal Buffer Layer on Sapphire Substrate (FIG. 5( a))
  • Cr or Cu as a metal buffer layer is formed to have a predetermined thickness (a few nm to a few μm) on a sapphire substrate by vacuum vapor deposition method (E-beam evaporator or thermal evaporator), sputtering method (Sputter), metal organic chemical vapor deposition method (MOCVD), or chemical vapor deposition method (CVD). The thickness of the formed metal buffer layer has a close relationship with the application to a light emitting element and the selective chemical etching rate. In this embodiment, Cr or Cu having a thickness of a few hundred Å (a few ten nm) was used as the metal buffer layer. To increase the connecting force between the substrate and metal buffer layer and improve the surface flatness, the substrate temperature during the formation was room temperature to 1,000° C. The thickness of the formed metal was about 10 to 1,000 Å (1 to 100 nm).
  • For example, a Cr film formed by sputtering method is polycrystalline as indicated by X-ray diffraction data (Sputtered Cr metal) shown in FIG. 6( a). Note that the Cr surface oxide layer is very thin and amorphous, and hence cannot be sensed by X-ray diffraction. Electron microscopic observation shows that when the Cr film thickness is decreased to about 4 nm, a crystalline Cr film grows, but a multi-domain structure is obtained as a whole. Note also that a single-crystal Cr film grows when Cr is stacked in an ultrahigh vacuum by using MBE method.
  • FIG. 7 shows a photograph of Cr vapor-deposited on a 2-inch sapphire substrate.
  • 2) Nitridation of Metal Buffer Layer (FIG. 5( b))
  • The formed metal buffer layer was nitrided in a quartz reaction tube by using the HVPE growth method.
  • A metal nitride layer 212 was formed by performing nitridation in an ammonia gas ambient at a temperature of 600° C. or more. FIG. 6( a) shows X-ray diffraction data (CrN in N and CrN in Ar) including this result. That is, FIG. 6( a) shows the data of a sputtered Cr film, a nitrided Cr film (CrN in Ar), a nitrided Cr film (CrN in N), and a CrN film grown by MBE method in this order from below. As shown in FIG. 6( a), this nitridation forms (111) CrN. That is, a strong reducing function of ammonia gas reduced and nitrided the Cr oxide on the Cr surface, thereby growing CrN. FIG. 6( b) is a schematic view showing the nitrided structure.
  • Note that CrN in N and CrN in Ar shown in FIG. 6( a) compare the results of nitridation of Cr films formed by sputtering by using nitrogen and Ar as sputtering gases. The uppermost X-ray diffraction data (MBE-CrN) is the X-ray diffraction data of a CrN film formed on a sapphire substrate by MBE method, and indicates the growth of a (111) single crystal.
  • The X-ray diffraction data shown in FIG. 6 of this CrN layer formed by nitriding has no peak except for (111) orientation. It is possible to determine from the diffraction data that the <111> axis was oriented in the CrN layer. This result agrees with the SEM sectional image shown in FIG. 8 in which the interface between GaN and the metal nitride layer is flat. That is, this proves that the fabrication method of the present invention can form a metal nitride layer without forming any multi-domain.
  • Note that (111) orientation described above means that the <11> axis is oriented.
  • A comparison of CrN grown by MBE method with nitrided Cr reveals that diffraction peaks from not only CrN but also Cr are observed from nitrided Cr, indicating that CrN is formed on the Cr film by nitridation.
  • Various Cr nitriding temperature conditions will be explained in detail below.
  • First, when the temperature was 500° C. or less, the ratio of decomposition of ammonia gas into nitrogen and hydrogen was low, so the formation of CrN by nitriding of Cr was difficult. Consequently, no GaN buffer layer grew on the surface of Cr nitrided at 500° C. or less.
  • In addition, when GaN was grown on the Cr surface at a high temperature, the surface morphology was rough in a three-dimensional growth mode. At a temperature of 1,000° C. or more, Cr attached on the sapphire substrate started evaporating, and a GaN layer grown on Cr abnormally grew to form giant pits. This deteriorated the crystallinity of a GaN film formed on the GaN layer.
  • FIG. 7-1 shows photographs of the surface morphologies of GaN layers grown on Cr when the nitriding temperature was changed. FIGS. 7-1( a), 7-1(b), 7-1(c), 7-1(d), and 7-1(e) respectively illustrate the results of nitriding at 480° C., 520° C., 800° C., 980° C., and 1,040° C. FIG. 7-2 is a table relatively comparing the surface morphology and crystallinity (indicated by the half-width of (0002) XRD) of the GaN layer with the nitriding temperature of Cr. As shown in FIG. 7-2, the surface morphology and crystallinity of the GaN buffer layer were bad at about 500° C. or less, were optimum at 980° C., and deteriorated at 1,000° C. or more.
  • As is also apparent from the photographs of the surfaces shown in FIGS. 7-1, a flat, mirror-surface GaN film can be formed on a metal film nitrided under good conditions.
  • From the foregoing, the nitriding temperature of the metal buffer layer is preferably 500° C. to 1,000° C., and more preferably, 800° C. to 1,000° C.
  • A favorable GaN film can be formed on the surface morphology of the nitrided metal buffer only when an almost continuous metal nitride film is formed, although that depends upon the metal growth conditions, metal film thickness, and nitriding conditions. “An almost continuous metal nitride film” is a continuous film having a domain-like surface morphology in which voids are formed between domains when observed with an SEM or the like, but the area of the uppermost surface of the domain is larger than that of the void, and the domain surface is flat. This film looks like a continuous film on the optical microscopic level.
  • Next, the conditions under which this mirror surface is obtained by nitridation will be described below. When a gas containing ammonia is used in nitridation process, H atoms are generated during the nitridation process, and a hydrogen storing metal (representative examples are Ti and Ta) forms voids inside crystals as a result of desorption of hydrogen. This causes large three-dimensional surface roughness after nitridation. That is, it is difficult for a hydrogen storing metal to form “ran almost continuous metal nitride film” described above after the metal buffer layer is nitrided. Therefore, this embodiment uses Cr that is not a hydrogen storing metal.
  • 3) Growth of GaN Buffer Layer in HVPE Reaction Tube (FIG. 5( c))
  • As described above in step 2), a GaN buffer layer was grown on the nitrided metal buffer layer in the HVPE reaction tube. In this embodiment, the growth temperature range of the GaN buffer layer was 800° C. to 1,000° C. higher than the growth temperature of the conventional low-temperature GaN buffer layer. The thickness of the GaN buffer layer was set at a few nm to a few ten μm in accordance with the growth conditions.
  • FIG. 8 is an SEM sectional photograph of a sample obtained by growing a 5-μm thick GaN buffer layer at 800° C. to 1,000° C. after nitridation of the metal buffer layer. It was possible to grow columnar crystals.
  • When the MOCVD growth method was used, the growth temperature range was set at 500° C. to 1,000° C., and the thickness was set at a few nm to a few μm.
  • Note that the GaN buffer layer can be any of n-type, p-type, and undoped GaN.
  • Practical GaN buffer layer formation conditions will be explained below.
  • a) Growth Temperature of GaN Buffer Layer
  • The growth temperature of the GaN buffer layer had large influence on the surface morphology and crystallinity of the GaN layer.
  • FIG. 8-1 shows photographs of the surface morphologies of GaN buffer layers when the growth temperatures were 650° C., 700° C., 800° C., 900° C., 1,100° C., 1,150° C., and 1,200° C. These photographs indicate that the surface morphology exhibited no compatibility and had a polycrystalline shape when the temperature was 650° C., and had a large number of pits when the temperature was 1,100° C.
  • FIG. 8-2 is a graph comparing between the crystallinity of the GaN layers with respect to the growth temperature of the GaN buffer layer. FIG. 8-2 shows that the crystallinity was relatively high when the growth temperature was 800° C. to 1,100° C. Conventionally, a method of growing a low-temperature GaN buffer layer at a temperature of 500° C. to 700° C. in order to grow GaN crystals is generally known. By contrast, this embodiment is characterized by using a GaN buffer layer at 800° C. or more.
  • FIG. 8-3 shows a table relatively comparing between the surface morphology and crystallinity of the GaN layers with respect to the growth temperature of the CaN buffer layer. As shown in FIG. 8-3, it is favorable to grow the GaN buffer layer at about 800° C. to 1,000° C., particularly, about 900° C.
  • From the foregoing, the growth temperature range of the GaN buffer layer growth process is preferably 800° C. to 1,100° C., and more preferably, 800° C. to 1,000° C.
  • b) Thickness of GaN Buffer Layer
  • The thickness of the GaN buffer layer can be widely selected by the growth method. When MOCVD method is used, good GaN crystals can be obtained even when the thickness is a few ten nm or more. When HVPE method enabling a growth rate higher than MOCVD method is used, a GaN buffer can be grown from a few μm to a few ten μm. In reality, however, it is difficult for HVPE method having a growth rate of 100 μm/hr or more to control the thickness of the GaN buffer layer to 10 nm or less. Also, if the thickness of the GaN buffer layer is as small as a few ten nm or less, many pits are formed in the surface of the GaN layer, and the crystallinity deteriorates as well, so the thickness is preferably 50 nm or more. When HVPE method was used, the surface morphology and crystallinity of the GaN layer changed in accordance with the thickness of the GaN buffer layer.
  • FIG. 8-4 shows the crystallinity of the GaN layer as a function of the thickness of the GaN buffer layer grown by HVPE method. The smallest thickness (the leftmost point) of the measured GaN buffer layer was 20 nm, and the next film thickness (the next point) was 50 nm.
  • This graph reveals that the crystallinity was relatively stable when the thickness of the GaN buffer layer was 50 nm to 30 μm. When the GaN buffer layer thickness was less than 50 nm or larger than 30 μm, a uniform GaN buffer layer was difficult to form, and the crystallinity deteriorated.
  • From the foregoing, the thickness of the GaN buffer layer grown in the GaN buffer layer growth process is preferably 50 nm to 30 μm.
  • In this embodiment, a metal such as Cr or Cu that hardly absorbs hydrogen is used as the metal buffer layer, so voids (air holes) as described in patent reference 2 are not formed in the interface between the metal buffer layer and GaN buffer layer, and the GaN buffer layer is flat. Note that in patent reference 2, Ti that easily occludes hydrogen is used as the metal buffer layer.
  • 4) Growth of GaN Single-Crystal Film in HVPE Reaction Tube (FIG. 5( d)).
  • After the growth of the GaN buffer layer obtained in step 3) described above, a high-temperature GaN single crystal was successively grown at 1,000° C. or higher than the growth temperature of the GaN buffer layer. This high-temperature GaN single-crystal film can be grown within a wide thickness range in accordance with the purpose. When the object is a GaN freestanding substrate, a thick film having a thickness of 100 μm or more can be grown. For a flip-chip type or top-down electrode type light emitting element, the film thickness is preferably a few nm to a few ten μm.
  • FIG. 9 illustrates the X-ray diffraction data of a grown 25-μm thick GaN layer. FIG. 9( a) shows the (0002) rocking curves, and FIG. 9( b) shows the (10-11) rocking curves, in each of which the Cr buffer layer film thickness was changed. The (0002) peak reflects spiral dislocation, and the (10-11) peak reflects spiral dislocation+edge dislocation.
  • Under the nitriding conditions (ammonia was supplied to the reaction tube at 620° C., and the temperature was raised to the GaN crystal growth temperature (in this example, 1,040° C.) over about 30 min, and kept at the growth temperature for 30 min) of the example shown in FIG. 9, the optimum Cr buffer film thickness was found to be 10 to 20 nm.
  • The half-width of this X-ray diffraction was equivalent to that of a GaN film similarly grown by HVPE method on a GaN template formed on a sapphire substrate by MOCVD method, indicating the growth of a high-quality, single-crystal film. Note that the optimum nitriding conditions change in accordance with the film thickness of Cr.
  • FIG. 10 is a photograph of a structure in which a Cr metal buffer layer was nitrided on a 2-inch sapphire substrate, a GaN buffer layer was grown by HVPE method on the nitrided Cr metal buffer layer, and a high-temperature GaN single-crystal film was grown on the GaN buffer layer. In this case, it was possible to obtain a flat mirror surface.
  • Note that similar results were obtained even when MOCVD method using ammonia and TMG as materials was used in the growth process of a high-temperature GaN single crystal. In this case, the growth temperature was 1,000° C. or more.
  • Also, FIG. 11 shows an SEM sectional photograph of a structure obtained by growing a 14-μm thick GaN buffer layer and 30-μm thick high-temperature GaN single-crystal layer. This photograph clearly shows the interface between the GaN buffer layer and high-temperature GaN single-crystal layer. The high-temperature GaN single-crystal layer can be variously grown to have a thickness of a few μm to a few hundred μm in accordance with the object of application. It is also possible to grow n-type, undoped, or p-type GaN.
  • A GaN substrate obtained by vapor-depositing a metal buffer layer on a sapphire substrate and growing high-temperature, high-quality, single-crystal GaN by HVPE method in the fabrication process from steps 1) to 4) described above can be used as a GaN template substrate for fabricating a GaN-based light emitting diode or laser diode.
  • <Fabrication of Light Emitting Element or Electronic Element on GaN Template Substrate>
  • Various element structures such as a blue InGaN/GaN light emitting diode, ultraviolet GaN/AlGaN light emitting diode, laser diode, and electronic element can be formed on a GaN template substrate fabricated in steps 1) to 4) described above. For example, when a GaN template substrate is fabricated by using HVPE method, an element structure can be formed on the substrate by the MOCVD crystal growth method that is presently most widely used. After that, individual light emitting elements or electronic elements are obtained by separating the element structure into chips.
  • FIG. 12( a) shows an example of the fabrication of a representative light emitting element structure. This is an example in which a GaN-based light emitting element structure or electronic element structure is formed on a GaN single-crystal layer 220 by MOCVD method or MBE method. It is also possible to fabricate other various light emitting element structures and electronic element structures.
  • FIG. 12( b) shows the formation of an electrode when a GaN buffer layer 222 and GaN single-crystal layer 220 are undoped. An n-type electrode 142 is formed by partially etching an n-GaN layer 130 by dry etching.
  • FIG. 12( c) shows the case that dry etching is advanced to a GaN buffer layer 222 and GaN single-crystal layer 220, and a metal buffer layer 210 is used as an n-type electrode 142. When an electrode is formed as shown in FIG. 12( b), it is possible to expand the effective area of the element, and increase the chip yield. Also, the element electrical characteristics can be improved when a metal buffer layer having high electrical conductivity is used as an electrode.
  • <Fabrication of Top-Down Electrode Type Light Emitting Element>
  • A top-down electrode type light emitting element can be fabricated by removing the metal buffer layer 210 or metal nitride layer 212 in the interface between the sapphire substrate and GaN by selective chemical etching from the light emitting element structure or electronic element structure fabricated by the above steps, thereby separating the sapphire substrate 120 and the chip of the light emitting element or electronic element. The process of fabricating this element will be explained below with reference to FIG. 13.
  • 1) First, as shown in FIG. 13 a, a light emitting element or electronic element structure is fabricated by using MOCVD method or MBE method on a GaN template substrate including a GaN single-crystal layer 220 formed by HVPE method or MOCVD method. It is also possible to form a template substrate by forming a single-crystal layer of InxGa1-xN, AlxGa1-xN, or AlxInyGa1-x-yN, instead of the GaN single-crystal layer 220. A light emitting element structure or electronic element structure is fabricated on this template substrate by using MOCVD method or MBE method. FIG. 13 a shows the case that a light emitting element is formed, so the fabrication of this light emitting element will be explained below with reference to FIG. 13.
  • 2) Another conductive support substrate (e.g., an Si substrate) 230 is connected on the uppermost layer of the GaN-based light emitting element structure or electronic element structure by using a junction layer 232 having high conductivity (FIG. 13 b). This facilitates handling when performing selective chemical etching of the metal buffer layer to be explained later.
  • 3) After the sapphire substrate 120 is polished, a primary scribing step is performed in which the structure is separated from the sapphire substrate 120 to the brink of the conductive substrate (FIG. 13 c). In this step, individual chips can be separated. FIG. 13 c(1) is a schematic sectional view, and FIG. 13 c(2) is a plan view viewed from the surface of the sapphire substrate 120.
  • 4) The sapphire substrate 120 is separated by selective chemical etching of the metal buffer layer 210 (FIG. 13 d). In this step, the sapphire substrate 120 can be separated by supplying an etching solution through spaces between the chips. With this process it is possible to suppress the formation of cracks.
  • 5) In the next step, a secondary scribing step is performed in which the conductive substrate 230 is separated into individual chips (FIG. 13 e).
  • 6) To form electrodes in the upper and lower portions of the chip of the light emitting element, the GaN buffer layer 222 and GaN single-crystal layer 220 are formed into p-type or n-type GaN layers.
  • FIG. 13 f is a schematic view showing a structure in which electrodes 142 and 144 are formed in the upper and lower portions, and the top-down electrode type light emitting element is mounted on a submount layer 110.
  • The primary scribing step described above is a preparation step for chip separation, and the sapphire substrate is separated by the subsequent chemical etching. The secondary scribing is a chip separation step that separates the conductive support substrate. Note that the primary scribing has the effect of reducing the stress generated when the metal buffer layer is etched, thereby suppressing the formation of cracks during the etching.
  • The object of the second scribing step is to completely separate the chips in the second scribing step for the adhered conductive substrate.
  • <Another Element Fabrication Method>
  • Another method of fabricating the top-down electrode type light emitting element or electronic element will be explained below with reference to FIG. 14. As an example, FIG. 14 illustrates a light emitting element.
  • 1) As shown in FIG. 14( a), primary scribing step or dry etching step is performed in which a light emitting element structure fabricated on a GaN template substrate formed by HVPE method or MOCVD method is separated in the brink of a metal nitride layer 212 or metal buffer layer 210 into chips (FIG. 14( a) shows the case where the structure is separated to the metal nitride layer 212).
  • 2) Then, to facilitate handling, a conductive support substrate (e.g., an Si substrate) 230 is adhered on the uppermost layer of the GaN-based light emitting element structure or electronic element structure by using a junction layer 232 having high conductivity (FIG. 14( b). As the junction layer, it is possible to use, for example, Cu, Au, or Ag.
  • 3) The metal buffer layer 210 or metal nitride layer 212 is separated from a sapphire substrate 120 by selective chemical etching (FIG. 14( c)).
  • 4) Fabrication steps after that are performed in the same manner as shown in FIGS. 13( e) and 13(f) described above, thereby fabricating the top-down electrode type light emitting element or electronic element.
  • <Etching of Metal Buffer Layer and Metal Nitride Layer>
  • The above-mentioned selective chemical etching uses an etching solution corresponding to the types of the nitrided metal buffer layer and metal nitride layer. Many types of etching solutions can be selected for one metal buffer layer and one metal nitride layer. The present invention is thus characterized by selectively etching the metal buffer layer and metal nitride layer at the same time by means of the same etching solution.
  • Cr can be etched by either wet etching or dry etching. The embodiment used wet etching because etching was performed from the side surfaces. Known etching solutions are, for example, HCl, HNO3, HClO4, and CAN (Ceric Ammonium Nitrate).
  • It is well known that an N-polarity GaN surface is etched by a chemical solution more easily than a Ga-polarity GaN surface. An N-polarity GaN surface appears after Cr and CrN of the metal buffer layer are etched, and this N-polarity GaN surface may be a rough surface because it is etched with an etching solution. Therefore, a solution mixture of Ce(NH4)2(NO3)6+HClO4+H2O having little influence on the N-polarity GaN surface is suitable.
  • Note that when Cu is used as a metal buffer layer, nitric acid (HNO3)+water (H2O) can be used as an etching solution.
  • When chips can be separated from the substrate by selective chemical etching of the metal buffer layer and metal nitride layer as described above, an electrode can be formed on the surface of the GaN-based element structure (normally, the GaN-based semiconductor surface) of the separated chip.
  • It is possible to control the etching rate by the temperature and concentration of the solution, and suppress cracks produced upon separation of light emitting element or electronic element from the sapphire substrate by adjusting the etching rate.
  • <Fabrication of High-Output, High-Luminance Light Emitting Diode>
  • When forming an element after an electrode is formed on the fabricated light emitting element chip, the metal buffer layer 210 existing in the interface between the sapphire substrate and light emitting element reflects light emitted from the active layer 150 by injection of an electric current. In a surface emission type light emitting element, this reflected light from the metal buffer layer 210 increases the light emission efficiency. FIGS. 15( a) and 15(b) are schematic views showing this.
  • FIG. 15( a) shows electrode formation when the GaN buffer layer 222 and GaN single-crystal layer 220 are undoped. In this arrangement, an n-type electrode 142 is formed by partially etching the n-GaN layer by dry etching. FIG. 15( b) shows the case where dry etching is advanced to the GaN buffer layer 222 and GaN single-crystal layer 220, and the metal buffer layer 210 is used as an n-type electrode 142.
  • To increase the efficiency of the light emitting element by the reflection of the metal buffer layer 210, the thickness of the metal buffer layer was determined based on simulation. FIG. 16 shows examples of the calculations of reflection, including absorption to a wavelength of 460 nm, performed by changing the thicknesses of the metal buffer layers of Cr and Cu. A maximum reflectance was about 40% when the thickness of Cr was about 200 Å (about 20 nm), and about 35% when the thickness of Cu was about 400 Å (about 40 nm). The light emission efficiency of the light emitting element can be increased by this reflection in the interface.
  • A metal buffer layer and its thickness optimum for the light emission wavelength of a light emitting diode were determined by using simulation of the reflectance with respect to the thickness of the metal buffer layer. FIG. 17 shows the result of the calculation of the reflectance to the wavelength of incident light when the thickness of the Cr metal buffer layer was 100 Å (10 nm) and the wavelength was 460 nm. The result shown in FIG. 17 indicates that a constant reflectance was maintained regardless of the wavelength, so the present invention is also applicable to an ultraviolet light emitting diode.
  • FIG. 18 shows the measurement values of a sample fabricated by setting the thickness of the Cr metal buffer layer to 100 Å (10 nm). FIGS. 17 and 18 reveal that the calculated values and measurement values match at a ratio of 19% to 20%. That is, to obtain a high-luminance light emitting diode using the reflectance of the metal buffer layer, an optimum thickness must be set by taking account of absorption, reflection, and transmission at the light emission wavelength. The optimum thickness of Cr or Cu can be determined based on simulation.
  • <Fabrication of GaN Freestanding Substrate>
  • A GaN freestanding substrate can be fabricated by selective chemical etching of the metal buffer layer or/and the metal nitride layer.
  • As described above, a high-temperature GaN single-crystal layer was grown on a metal buffer layer on a sapphire substrate, and the thickness of the grown high-temperature GaN single-crystal layer was finally set at 100 μm or more. A GaN freestanding substrate can be fabricated after the growth by separating thick GaN film from the sapphire substrate by selective chemical etching of the metal buffer layer or a metal nitride layer.
  • FIG. 19( a) is a schematic sectional view showing a structure in which a thick GaN film 224 is grown on a metal buffer layer 210 by HVPE method, and FIG. 19( b) is a schematic view showing a GaN freestanding substrate fabricated by selective chemical etching of the metal buffer layer 210.
  • FIG. 20 shows an SEM sectional photograph of a GaN freestanding substrate obtained by growing a 122-μm thick high-temperature GaN single-crystal layer to be used as a GaN freestanding substrate, and then performing selective chemical etching of the metal buffer layer. The etching was performed under the same etching conditions as described above. In this etching, the metal buffer layer and a metal nitride layer can be simultaneously selectively etched with almost the same etching solution.
  • When the GaN freestanding substrate can be separated from the sapphire substrate by selective chemical etching of the metal buffer layer and metal nitride layer as described above, the separated surface of the GaN freestanding substrate is also flat. This obviates the need for an additional polishing step of removing or planarizing the metal nitride layer remaining on the separated side, unlike in patent references 1 and 2.
  • <Fabrication of GaN Template Substrate on Metal Substrate>
  • A GaN layer can be grown after directly nitriding the surface of a Cu substrate capable of providing a metal single-crystal substrate as a presently commercially available substrate, and forming a GaN buffer layer on the Cu metal nitride layer, or after nitriding the surface of the Cu substrate by the above-mentioned method, and forming a GaN buffer layer on the Cu metal nitride layer.
  • When a Cu substrate having good conduction properties and a high thermal conductivity is used, a GaN-based light emitting diode can be formed on the grown GaN layer without using any submount in the light emitting diode packaging step.
  • It is also possible to increase the chip yield and simplify the steps because the top-down electrode is used as an electrode. Metal substrates having various metal layers can also be used instead of the Cu substrate, and the surface of this metal layer can also be nitrided. FIG. 21 illustrate fabricated structures.
  • FIG. 21( a) shows the case where a CaN layer 220 was grown on a Cu substrate 125 through nitridation process, and light emitting diode structures 130, 150, and 160 were directly grown on the GaN layer 220.
  • FIG. 21( b) shows a structure obtained by forming a Cu layer 210 on a Cu substrate 125 by vacuum vapor deposition method, sputtering method, or chemical vapor deposition method, performing nitridation process similar to that shown in FIG. 21( a), growing a GaN buffer layer 222 and high-temperature GaN single-crystal layer 220, and finally fabricating a light emitting element on top of the structure.
  • The methods of fabricating high-quality GaN freestanding substrate with high reproducibility have been described above.
  • Patent reference 2 discloses that Ti is used as a metal buffer layer, and GaN is grown on nitrided Ti and removed by using the decrease in mechanical strength caused by air spaces formed by desorption of hydrogen contained in the region. The disclosed metal nitride layer is a multi-domain layer and has low crystal orientation, and the crystallinity of the GaN layer on this metal nitride layer is also insufficient, presumably because the method as described above is used. The method of the present invention keeps flatness with which no air spaces form in the metal buffer layer region, and can also improve the orientation of the metal nitride layer, so the GaN layer on this metal nitride layer well improves immediately after the start of growth. In addition, this metal buffer layer region can be chemically etched and hence readily removed from the underlying substrate such as sapphire, so a high-quality GaN freestanding substrate can be obtained. Also, unlike in the description of patent reference 2, the flatness of the removed GaN and the removal surface of the underlying substrate is maintained, and this achieves the additional effect that at least the underlying substrate can be used any number of times. Note that in the method described in patent reference 2, the reaction probably occurs between the underlying substrate and metal buffer layer as well, so the removed underlying substrate must be polished before being reused because the surface is roughened. Also, this reaction presumably makes removal by chemical etching difficult in the method described in patent reference 2.
  • Conventionally, GaN or AlN was mainly used as a low-temperature buffer layer in order to implement a GaN-based light emitting element on a sapphire substrate. The present invention has successfully grown a high-quality GaN single crystal by using a metal buffer layer, metal nitride layer, and GaN buffer layer as new buffer layers.
  • Furthermore, a new amorphous metal can be used as a GaN buffer layer by the technique proposed by the present invention. This makes various element applications feasible, and makes growth on a metal, semiconductor, and dielectric material in an amorphous state possible. Although GaN crystal growth is presently limited on a sapphire substrate and SiC substrate, the present invention is an important technique capable of increasing the number of types of substrates usable in GaN crystal growth.
  • The technique provided by the present invention provides an important technique for next-generation GaN-based element applications. From the viewpoint of an element application, a high-efficiency light emitting diode can be fabricated by using a metal buffer layer. It is also possible to, for example, reduce the number of fabrication steps of a top-down electrode type light emitting element obtained by the conventional laser lift-off method, provide various types of metal buffer layers, and provide various substrates. Practical economical and technical effects are as follows.
  • 1) Selective chemical etching of a metal buffer layer proposed by the present invention can simply separate a fabricated GaN-based element from a substrate. This separation achieves the effects of simplifying the fabrication steps of the top-down electrode type, high-luminance light emitting element, increasing the productivity of the element, and reducing the cost of the element.
  • 2) The use of a sapphire substrate makes it possible to fabricate a high-output, high-luminance light emitting diode using the reflectance of a metal buffer layer, and simply control the complexity and reproducibility of the fabrication steps when compared to the case that the conventional patterned sapphire substrate or the flip-chip is used.
  • 3) The conventional GaN-based light emitting diode and laser diode mainly use a sapphire substrate or SiC substrate. However, the present invention makes it possible to use an Si substrate, GaAs substrate, metal single-crystal substrate, and amorphous substrate, and use various metal buffer layers.
  • 4) A GaN freestanding substrate can be fabricated by growing a thick GaN film on a sapphire substrate including a metal buffer layer, and separating the thick CaN film from the substrate by selective chemical etching of the metal buffer layer or a metal nitride layer.

Claims (33)

1: A GaN single crystal growth method comprising:
a Cu layer growth process of growing a Cu layer on an underlying substrate;
a nitridation process of forming a Cu nitride layer by nitriding at least a surface of the Cu layer;
a GaN buffer layer growth process of growing a GaN buffer layer on the Cu nitride layer; and
a GaN layer growth process of growing a single-crystal GaN layer on the GaN buffer layer.
2: A GaN single crystal growth method comprising:
a chromium layer growth process of growing a chromium layer on an underlying substrate;
a nitridation process of forming a chromium nitride layer by nitriding at least a surface of the chromium layer;
a GaN buffer layer growth process of growing a GaN buffer layer on the chromium nitride layer; and
a GaN layer growth process of growing a single-crystal GaN layer on the GaN buffer layer,
wherein the chromium nitride layer has (111) orientation.
3: A GaN single crystal growth method comprising:
a nitridation process of forming a Cu nitride layer by nitriding a surface of a Cu underlying substrate;
a GaN buffer layer growth process of growing a GaN buffer layer on the Cu nitride layer; and
a GaN layer growth process of growing a single-crystal GaN layer on the GaN buffer layer.
4: A GaN single crystal growth method comprising:
a nitridation process of forming a chromium nitride layer by nitriding a surface of a chromium underlying substrate;
a GaN buffer layer growth process of growing a GaN buffer layer on the chromium nitride layer; and
a GaN layer growth process of growing a single-crystal GaN layer on the GaN buffer layer,
wherein the chromium nitride layer has (111) orientation.
5: A GaN single crystal growth method according to claim 1, wherein
nitridation is performed by a gas containing ammonia in the nitridation process.
6: A GaN single crystal growth method according to claim 1, wherein
nitridation is performed at a temperature of 500° C. to 1,000° C. in the nitridation process.
7: A GaN single crystal growth method according to claim 1, wherein
the GaN buffer layer is grown at a temperature of 800° C. to 1,100° C. in the GaN buffer layer growth process.
8: A GaN single crystal growth method according to claim 1, wherein
the GaN buffer layer is grown to have a thickness of 50 nm to 30 μm in the GaN buffer layer growth process.
9: A GaN single crystal growth method according to claim 1, wherein
the underlying substrate has a metal layer on a surface.
10: A GaN single crystal growth method according to claim 1, the method further comprising
a separation process of separating the single-crystal GaN layer from the underlying substrate by selective chemical etching.
11: A GaN-based element fabrication method comprising:
a growing step of sequentially growing a metal buffer layer, a metal nitride layer and a single-crystal GaN layer on an underlying substrate;
an element structure fabrication step of fabricating a GaN-based element structure on the GaN single-crystal layer; and
a chip separation step of separating a stacking structure including the underlying substrate, the metal buffer layer, the metal nitride layer, the single-crystal GaN layer, and the GaN-based element structure, into a plurality of chips
wherein the metal buffer layer and the metal nitride layer respectively include a CU layer and a Cu nitride layer, alternatively the metal buffer layer and the metal nitride layer respectively include a chromium layer and a chromium nitride layer; and
the chip separation step includes:
a bonding step of bonding a conductive support substrate to the GaN-based element structure through a conductive junction;
a primary subscribing step of scribing the stacking structure supported by the conductive support substrate, such that the stacking structure is divided into a plurality of stacking bodies;
an etching step of etching the metal buffer layer and the metal nitride layer by selective chemical etching to remove the underlying substrate from each of the stacking bodies;
a secondary scribing step of scribing the conductive support substrate at spaces between the stacking bodies, such that the stacking bodies are separated into the plurality of chips.
12: The method according to claim 11,
wherein, in the etching step,
a chemical solution is supplied to the metal buffer layer and the metal nitride layer through the spaces between the stacking bodies formed in the primary scribing step.
13: A GaN-based element fabrication method comprising:
a growing step of sequentially growing a metal buffer layer, a metal nitride layer and a single-crystal GaN layer on an underlying substrate;
an element structure fabrication step of fabricating a GaN-based element structure on the GaN single-crystal layer; and
a chip separation step of separating a stacking structure including the metal buffer layer, the metal nitride layer, the single-crystal GaN layer, and the GaN-based element structure, into a plurality of chips;
wherein the metal buffer layer and the metal nitride layer respectively include a Cu layer and a Cu nitride layer, alternatively the metal buffer layer and the metal nitride layer respectively include a chromium layer and a chromium nitride layer,
the chip separation step includes:
a primary subscribing step of scribing the stacking structure supported by the underlying substrate, such that the stacking structure is divided into a plurality of stacking bodies;
a bonding step of bonding a conductive support substrate to the GaN-based element structure through a conductive junction layer;
an etching step of etching the metal buffer layer and the metal nitride layer by selective chemical etching to remove the underlying substrate from each of the stacking bodies; and
a secondary scribing step of scribing the conductive support substrate at spaces between the stacking bodies, such that the stacking bodies are separated into the plurality of chips.
14: The method according to claim 13, wherein
in the etching step, a chemical solution is supplied to the metal buffer layer and the metal nitride layer through the spaces between the stacking bodies formed in the primary scribing step.
15. (canceled)
16: A GaN single crystal growth method according to claim 2, wherein
nitridation is performed by a gas containing ammonia in the nitridation process.
17: A GaN single crystal growth method according to any one of claim 2, wherein
nitridation is performed at a temperature of 500° C. to 1,000° C. in the nitridation process.
18: A GaN single crystal growth method according to claim 2, wherein
the GaN buffer layer is grown at a temperature of 800° C. to 1,100° C. in the GaN buffer layer growth process.
19: A GaN single crystal growth method according to claim 2, wherein
the GaN buffer layer is grown to have a thickness of 50 nm to 30 μm in the GaN buffer layer growth process.
20: A GaN single crystal growth method according to claim 2, wherein
the underlying substrate has a metal layer on a surface.
21: A GaN single crystal growth method according to claim 2, the method further comprising
a separation process of separating the single-crystal GaN layer from the underlying substrate by selective chemical etching.
22: A GaN single crystal growth method according to claim 3, wherein
nitridation is performed by a gas containing ammonia in the nitridation process.
23: A GaN single crystal growth method according to claim 3, wherein
nitridation is performed at a temperature of 500° C. to 1,000° C. in the nitridation process.
24: A GaN single crystal growth method according to claim 3, wherein
the GaN buffer layer is grown at a temperature of 800° C. to 1,100° C. in the GaN buffer layer growth process.
25: A GaN single crystal growth method according to claim 3, wherein
the GaN buffer layer is grown to have a thickness of 50 nm to 30 μm in the GaN buffer layer growth process.
26: A GaN single crystal growth method according to claim 3, wherein
the underlying substrate has a metal layer on a surface.
27: A GaN single crystal growth method according to claim 3, the method further comprising
a separation process of separating the single-crystal GaN layer from the underlying substrate by selective chemical etching.
28: A GaN single crystal growth method according to claim 4, wherein
nitridation is performed by a gas containing ammonia in the nitridation process.
29: A GaN single crystal growth method according to claim 4, wherein
nitridation is performed at a temperature of 500° C. to 1,000° C. in the nitridation process.
30: A GaN single crystal growth method according to claim 4, wherein
the GaN buffer layer is grown at a temperature of 800° C. to 1,100° C. in the GaN buffer layer growth process.
31: A GaN single crystal growth method according to claim 4, wherein
the GaN buffer layer is grown to have a thickness of 50 nm to 30 μm in the GaN buffer layer growth process.
32: A GaN single crystal growth method according to claim 4, wherein
the underlying substrate has a metal layer on a surface.
33: A GaN single crystal growth method according to claim 4, the method further comprising
a separation process of separating the single-crystal GaN layer from the underlying substrate by selective chemical etching.
US11/910,609 2005-04-04 2006-03-31 Method for Growth of Gan Single Crystal, Method for Preparation of Gan Substrate, Process for Producing Gan-Based Element, and Gan-Based Element Abandoned US20080261378A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2005108072 2005-04-04
JP2005-108072 2005-04-04
PCT/JP2006/306958 WO2006126330A1 (en) 2005-04-04 2006-03-31 METHOD FOR GROWTH OF GaN SINGLE CRYSTAL, METHOD FOR PREPARATION OF GaN SUBSTRATE, PROCESS FOR PRODUCING GaN-BASED ELEMENT, AND GaN-BASED ELEMENT

Publications (1)

Publication Number Publication Date
US20080261378A1 true US20080261378A1 (en) 2008-10-23

Family

ID=37451762

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/910,609 Abandoned US20080261378A1 (en) 2005-04-04 2006-03-31 Method for Growth of Gan Single Crystal, Method for Preparation of Gan Substrate, Process for Producing Gan-Based Element, and Gan-Based Element
US12/545,575 Expired - Fee Related US7829435B2 (en) 2005-04-04 2009-08-21 Method for growth of GaN single crystal, method for preparation of GaN substrate, process for producing GaN-based element, and GaN-based element
US12/691,411 Expired - Fee Related US8124504B2 (en) 2005-04-04 2010-01-21 Method for growth of GaN single crystal, method for preparation of GaN substrate, process for producing GaN-based element, and GaN-based element

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12/545,575 Expired - Fee Related US7829435B2 (en) 2005-04-04 2009-08-21 Method for growth of GaN single crystal, method for preparation of GaN substrate, process for producing GaN-based element, and GaN-based element
US12/691,411 Expired - Fee Related US8124504B2 (en) 2005-04-04 2010-01-21 Method for growth of GaN single crystal, method for preparation of GaN substrate, process for producing GaN-based element, and GaN-based element

Country Status (9)

Country Link
US (3) US20080261378A1 (en)
EP (8) EP2197050A1 (en)
JP (1) JP4172657B2 (en)
KR (1) KR100976268B1 (en)
CN (2) CN102634849B (en)
AT (5) ATE522643T1 (en)
DE (1) DE602006017195D1 (en)
TW (1) TWI390587B (en)
WO (1) WO2006126330A1 (en)

Cited By (233)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090057835A1 (en) * 2007-08-28 2009-03-05 Tohoku Techno Arch Co., Ltd. Group III nitride semiconductor and a manufacturing method thereof
US20090239356A1 (en) * 2008-03-19 2009-09-24 Takafumi Yao Device manufacturing method
US20090291518A1 (en) * 2008-05-22 2009-11-26 Yu-Sik Kim Light emitting element, a light emitting device, a method of manufacturing a light emitting element and a method of manufacturing a light emitting device
US20100163893A1 (en) * 2008-08-12 2010-07-01 Hwan Hee Jeong Semiconductor light emitting device
US20100210058A1 (en) * 2009-02-17 2010-08-19 Jung Joo Yong Method of manufacturing semiconductor light emitting device
US20100276719A1 (en) * 2006-10-17 2010-11-04 Jin-Ywan Lin Optoelectronic device
CN102097548A (en) * 2010-11-30 2011-06-15 杭州士兰明芯科技有限公司 Method for preparing self-supported GaN-based light emitting diode
US20110294242A1 (en) * 2009-07-20 2011-12-01 Enerlighting Corp. Flip-chip gan led fabrication method
US8163581B1 (en) 2010-10-13 2012-04-24 Monolith IC 3D Semiconductor and optoelectronic devices
US8203148B2 (en) 2010-10-11 2012-06-19 Monolithic 3D Inc. Semiconductor device and structure
US8237228B2 (en) 2009-10-12 2012-08-07 Monolithic 3D Inc. System comprising a semiconductor device and structure
US8258810B2 (en) 2010-09-30 2012-09-04 Monolithic 3D Inc. 3D semiconductor device
US8273610B2 (en) 2010-11-18 2012-09-25 Monolithic 3D Inc. Method of constructing a semiconductor device and structure
US8283215B2 (en) 2010-10-13 2012-10-09 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US8294159B2 (en) 2009-10-12 2012-10-23 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8298875B1 (en) 2011-03-06 2012-10-30 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8362800B2 (en) 2010-10-13 2013-01-29 Monolithic 3D Inc. 3D semiconductor device including field repairable logics
US8362482B2 (en) 2009-04-14 2013-01-29 Monolithic 3D Inc. Semiconductor device and structure
US8373439B2 (en) 2009-04-14 2013-02-12 Monolithic 3D Inc. 3D semiconductor device
US8373230B1 (en) 2010-10-13 2013-02-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8378494B2 (en) 2009-04-14 2013-02-19 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8379458B1 (en) 2010-10-13 2013-02-19 Monolithic 3D Inc. Semiconductor device and structure
US8378715B2 (en) 2009-04-14 2013-02-19 Monolithic 3D Inc. Method to construct systems
US8384426B2 (en) 2009-04-14 2013-02-26 Monolithic 3D Inc. Semiconductor device and structure
US8405420B2 (en) 2009-04-14 2013-03-26 Monolithic 3D Inc. System comprising a semiconductor device and structure
US8427200B2 (en) 2009-04-14 2013-04-23 Monolithic 3D Inc. 3D semiconductor device
US8440542B2 (en) 2010-10-11 2013-05-14 Monolithic 3D Inc. Semiconductor device and structure
US8450804B2 (en) 2011-03-06 2013-05-28 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8461035B1 (en) 2010-09-30 2013-06-11 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8476145B2 (en) 2010-10-13 2013-07-02 Monolithic 3D Inc. Method of fabricating a semiconductor device and structure
US8492886B2 (en) 2010-02-16 2013-07-23 Monolithic 3D Inc 3D integrated circuit with logic
US8536023B2 (en) 2010-11-22 2013-09-17 Monolithic 3D Inc. Method of manufacturing a semiconductor device and structure
US8541819B1 (en) 2010-12-09 2013-09-24 Monolithic 3D Inc. Semiconductor device and structure
US8557632B1 (en) 2012-04-09 2013-10-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8574929B1 (en) 2012-11-16 2013-11-05 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US8581349B1 (en) 2011-05-02 2013-11-12 Monolithic 3D Inc. 3D memory semiconductor device and structure
US8642416B2 (en) 2010-07-30 2014-02-04 Monolithic 3D Inc. Method of forming three dimensional integrated circuit devices using layer transfer technique
US8669778B1 (en) 2009-04-14 2014-03-11 Monolithic 3D Inc. Method for design and manufacturing of a 3D semiconductor device
US8674470B1 (en) 2012-12-22 2014-03-18 Monolithic 3D Inc. Semiconductor device and structure
US8686428B1 (en) 2012-11-16 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US8687399B2 (en) 2011-10-02 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US8709880B2 (en) 2010-07-30 2014-04-29 Monolithic 3D Inc Method for fabrication of a semiconductor device and structure
FR2997557A1 (en) * 2012-10-26 2014-05-02 Commissariat Energie Atomique NANOFIL ELECTRONIC DEVICE WITH TRANSITION METAL BUFFER LAYER, METHOD OF GROWING AT LEAST ONE NANOWIL, AND DEVICE MANUFACTURING METHOD
US8742476B1 (en) 2012-11-27 2014-06-03 Monolithic 3D Inc. Semiconductor device and structure
US8754533B2 (en) 2009-04-14 2014-06-17 Monolithic 3D Inc. Monolithic three-dimensional semiconductor device and structure
US8803206B1 (en) 2012-12-29 2014-08-12 Monolithic 3D Inc. 3D semiconductor device and structure
US8878189B2 (en) 2009-03-27 2014-11-04 Dowa Holdings Co., Ltd. Group III nitride semiconductor growth substrate, group III nitride semiconductor epitaxial substrate, group III nitride semiconductor element and group III nitride semiconductor free-standing substrate, and method of producing the same
US8901613B2 (en) 2011-03-06 2014-12-02 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8902663B1 (en) 2013-03-11 2014-12-02 Monolithic 3D Inc. Method of maintaining a memory state
US20140357053A1 (en) * 2012-03-14 2014-12-04 Sino Nitride Semiconductor Co., LTD Method for Preparing Composite Substrate Used For GaN Growth
US8975670B2 (en) 2011-03-06 2015-03-10 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8994404B1 (en) 2013-03-12 2015-03-31 Monolithic 3D Inc. Semiconductor device and structure
US9000557B2 (en) 2012-03-17 2015-04-07 Zvi Or-Bach Semiconductor device and structure
US9029173B2 (en) 2011-10-18 2015-05-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US9059200B1 (en) * 2010-10-21 2015-06-16 Hrl Laboratories, Llc III-Nitride metal-insulator-semiconductor field-effect transistor
US9099526B2 (en) 2010-02-16 2015-08-04 Monolithic 3D Inc. Integrated circuit device and structure
US9099424B1 (en) 2012-08-10 2015-08-04 Monolithic 3D Inc. Semiconductor system, device and structure with heat removal
US9117749B1 (en) 2013-03-15 2015-08-25 Monolithic 3D Inc. Semiconductor device and structure
US9197804B1 (en) 2011-10-14 2015-11-24 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US9219005B2 (en) 2011-06-28 2015-12-22 Monolithic 3D Inc. Semiconductor system and device
US9337332B2 (en) 2012-04-25 2016-05-10 Hrl Laboratories, Llc III-Nitride insulating-gate transistors with passivation
US9401465B2 (en) * 2014-10-17 2016-07-26 High Power Opto. Inc. Light emitting diode having mirror protection layer and method for manufacturing mirror protection layer
US9509313B2 (en) 2009-04-14 2016-11-29 Monolithic 3D Inc. 3D semiconductor device
US9537044B2 (en) 2012-10-26 2017-01-03 Aledia Optoelectric device and method for manufacturing the same
US9559012B1 (en) 2013-09-30 2017-01-31 Hrl Laboratories, Llc Gallium nitride complementary transistors
US9577642B2 (en) 2009-04-14 2017-02-21 Monolithic 3D Inc. Method to form a 3D semiconductor device
US9698011B2 (en) 2012-10-26 2017-07-04 Commissariat A L'energie Atomique Et Aux Energies Alternatives Process for growing at least one nanowire using a transition metal nitride layer obtained in two steps
US9711407B2 (en) 2009-04-14 2017-07-18 Monolithic 3D Inc. Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer
US9812532B1 (en) 2015-08-28 2017-11-07 Hrl Laboratories, Llc III-nitride P-channel transistor
US9871034B1 (en) 2012-12-29 2018-01-16 Monolithic 3D Inc. Semiconductor device and structure
US9953925B2 (en) 2011-06-28 2018-04-24 Monolithic 3D Inc. Semiconductor system and device
US10043781B2 (en) 2009-10-12 2018-08-07 Monolithic 3D Inc. 3D semiconductor device and structure
US10115663B2 (en) 2012-12-29 2018-10-30 Monolithic 3D Inc. 3D semiconductor device and structure
US10127344B2 (en) 2013-04-15 2018-11-13 Monolithic 3D Inc. Automation for monolithic 3D devices
US10157909B2 (en) 2009-10-12 2018-12-18 Monolithic 3D Inc. 3D semiconductor device and structure
US10217667B2 (en) 2011-06-28 2019-02-26 Monolithic 3D Inc. 3D semiconductor device, fabrication method and system
US10224279B2 (en) 2013-03-15 2019-03-05 Monolithic 3D Inc. Semiconductor device and structure
US10276712B2 (en) 2014-05-29 2019-04-30 Hrl Laboratories, Llc III-nitride field-effect transistor with dual gates
US10290682B2 (en) 2010-10-11 2019-05-14 Monolithic 3D Inc. 3D IC semiconductor device and structure with stacked memory
US10297586B2 (en) 2015-03-09 2019-05-21 Monolithic 3D Inc. Methods for processing a 3D semiconductor device
US10325651B2 (en) 2013-03-11 2019-06-18 Monolithic 3D Inc. 3D semiconductor device with stacked memory
US10354995B2 (en) 2009-10-12 2019-07-16 Monolithic 3D Inc. Semiconductor memory device and structure
US10366970B2 (en) 2009-10-12 2019-07-30 Monolithic 3D Inc. 3D semiconductor device and structure
US10381328B2 (en) 2015-04-19 2019-08-13 Monolithic 3D Inc. Semiconductor device and structure
US10388568B2 (en) 2011-06-28 2019-08-20 Monolithic 3D Inc. 3D semiconductor device and system
US10388863B2 (en) 2009-10-12 2019-08-20 Monolithic 3D Inc. 3D memory device and structure
US10418369B2 (en) 2015-10-24 2019-09-17 Monolithic 3D Inc. Multi-level semiconductor memory device and structure
US10497713B2 (en) 2010-11-18 2019-12-03 Monolithic 3D Inc. 3D semiconductor memory device and structure
US10515981B2 (en) 2015-09-21 2019-12-24 Monolithic 3D Inc. Multilevel semiconductor device and structure with memory
US10522225B1 (en) 2015-10-02 2019-12-31 Monolithic 3D Inc. Semiconductor device with non-volatile memory
US10600888B2 (en) 2012-04-09 2020-03-24 Monolithic 3D Inc. 3D semiconductor device
US10600657B2 (en) 2012-12-29 2020-03-24 Monolithic 3D Inc 3D semiconductor device and structure
US10651054B2 (en) 2012-12-29 2020-05-12 Monolithic 3D Inc. 3D semiconductor device and structure
US10679977B2 (en) 2010-10-13 2020-06-09 Monolithic 3D Inc. 3D microdisplay device and structure
US10692984B2 (en) 2015-11-19 2020-06-23 Hrl Laboratories, Llc III-nitride field-effect transistor with dual gates
US10825779B2 (en) 2015-04-19 2020-11-03 Monolithic 3D Inc. 3D semiconductor device and structure
US10833108B2 (en) 2010-10-13 2020-11-10 Monolithic 3D Inc. 3D microdisplay device and structure
US10840239B2 (en) 2014-08-26 2020-11-17 Monolithic 3D Inc. 3D semiconductor device and structure
US10847540B2 (en) 2015-10-24 2020-11-24 Monolithic 3D Inc. 3D semiconductor memory device and structure
US10892016B1 (en) 2019-04-08 2021-01-12 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US10892169B2 (en) 2012-12-29 2021-01-12 Monolithic 3D Inc. 3D semiconductor device and structure
US10896931B1 (en) 2010-10-11 2021-01-19 Monolithic 3D Inc. 3D semiconductor device and structure
US10903089B1 (en) 2012-12-29 2021-01-26 Monolithic 3D Inc. 3D semiconductor device and structure
US10910364B2 (en) 2009-10-12 2021-02-02 Monolitaic 3D Inc. 3D semiconductor device
US10943934B2 (en) 2010-10-13 2021-03-09 Monolithic 3D Inc. Multilevel semiconductor device and structure
US10978501B1 (en) 2010-10-13 2021-04-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US10998374B1 (en) 2010-10-13 2021-05-04 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11004694B1 (en) 2012-12-29 2021-05-11 Monolithic 3D Inc. 3D semiconductor device and structure
US11004719B1 (en) 2010-11-18 2021-05-11 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11005017B2 (en) * 2014-09-02 2021-05-11 Koninklijke Philips N.V. Light source
US11011507B1 (en) 2015-04-19 2021-05-18 Monolithic 3D Inc. 3D semiconductor device and structure
US11018156B2 (en) 2019-04-08 2021-05-25 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11018042B1 (en) 2010-11-18 2021-05-25 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11018116B2 (en) 2012-12-22 2021-05-25 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11018133B2 (en) 2009-10-12 2021-05-25 Monolithic 3D Inc. 3D integrated circuit
US11018191B1 (en) 2010-10-11 2021-05-25 Monolithic 3D Inc. 3D semiconductor device and structure
US11024673B1 (en) 2010-10-11 2021-06-01 Monolithic 3D Inc. 3D semiconductor device and structure
US11030371B2 (en) 2013-04-15 2021-06-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US11031275B2 (en) 2010-11-18 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11031394B1 (en) 2014-01-28 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure
US11043523B1 (en) 2010-10-13 2021-06-22 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11056468B1 (en) 2015-04-19 2021-07-06 Monolithic 3D Inc. 3D semiconductor device and structure
US11063024B1 (en) 2012-12-22 2021-07-13 Monlithic 3D Inc. Method to form a 3D semiconductor device and structure
US11063071B1 (en) 2010-10-13 2021-07-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US11088050B2 (en) 2012-04-09 2021-08-10 Monolithic 3D Inc. 3D semiconductor device with isolation layers
US11088130B2 (en) 2014-01-28 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US11087995B1 (en) 2012-12-29 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US11094576B1 (en) 2010-11-18 2021-08-17 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11107721B2 (en) 2010-11-18 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure with NAND logic
US11107808B1 (en) 2014-01-28 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure
US11114464B2 (en) 2015-10-24 2021-09-07 Monolithic 3D Inc. 3D semiconductor device and structure
US11114427B2 (en) 2015-11-07 2021-09-07 Monolithic 3D Inc. 3D semiconductor processor and memory device and structure
US11121021B2 (en) 2010-11-18 2021-09-14 Monolithic 3D Inc. 3D semiconductor device and structure
US11133344B2 (en) 2010-10-13 2021-09-28 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11158652B1 (en) 2019-04-08 2021-10-26 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11158674B2 (en) 2010-10-11 2021-10-26 Monolithic 3D Inc. Method to produce a 3D semiconductor device and structure
US11163112B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11164898B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11164811B2 (en) 2012-04-09 2021-11-02 Monolithic 3D Inc. 3D semiconductor device with isolation layers and oxide-to-oxide bonding
US11164770B1 (en) 2010-11-18 2021-11-02 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US11177140B2 (en) 2012-12-29 2021-11-16 Monolithic 3D Inc. 3D semiconductor device and structure
US11211279B2 (en) 2010-11-18 2021-12-28 Monolithic 3D Inc. Method for processing a 3D integrated circuit and structure
US11217565B2 (en) 2012-12-22 2022-01-04 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11227897B2 (en) 2010-10-11 2022-01-18 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US11251149B2 (en) 2016-10-10 2022-02-15 Monolithic 3D Inc. 3D memory device and structure
US11257867B1 (en) 2010-10-11 2022-02-22 Monolithic 3D Inc. 3D semiconductor device and structure with oxide bonds
US11270055B1 (en) 2013-04-15 2022-03-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US11296115B1 (en) 2015-10-24 2022-04-05 Monolithic 3D Inc. 3D semiconductor device and structure
US11296106B2 (en) 2019-04-08 2022-04-05 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11309292B2 (en) 2012-12-22 2022-04-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11315980B1 (en) 2010-10-11 2022-04-26 Monolithic 3D Inc. 3D semiconductor device and structure with transistors
CN114438595A (en) * 2022-01-27 2022-05-06 西湖大学 Gallium nitride epitaxial growth method beneficial to improving heat dissipation performance
US11327227B2 (en) 2010-10-13 2022-05-10 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11329059B1 (en) 2016-10-10 2022-05-10 Monolithic 3D Inc. 3D memory devices and structures with thinned single crystal substrates
US11341309B1 (en) 2013-04-15 2022-05-24 Monolithic 3D Inc. Automation for monolithic 3D devices
US11355380B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. Methods for producing 3D semiconductor memory device and structure utilizing alignment marks
US11355381B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11374118B2 (en) 2009-10-12 2022-06-28 Monolithic 3D Inc. Method to form a 3D integrated circuit
US11398569B2 (en) 2013-03-12 2022-07-26 Monolithic 3D Inc. 3D semiconductor device and structure
US11404466B2 (en) 2010-10-13 2022-08-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11410912B2 (en) 2012-04-09 2022-08-09 Monolithic 3D Inc. 3D semiconductor device with vias and isolation layers
US11430668B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11430667B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11437368B2 (en) 2010-10-13 2022-09-06 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11443971B2 (en) 2010-11-18 2022-09-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11469271B2 (en) 2010-10-11 2022-10-11 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US11476181B1 (en) 2012-04-09 2022-10-18 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11482438B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11482439B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors
US11482440B2 (en) 2010-12-16 2022-10-25 Monolithic 3D Inc. 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits
US11487928B2 (en) 2013-04-15 2022-11-01 Monolithic 3D Inc. Automation for monolithic 3D devices
US11495484B2 (en) 2010-11-18 2022-11-08 Monolithic 3D Inc. 3D semiconductor devices and structures with at least two single-crystal layers
US11508605B2 (en) 2010-11-18 2022-11-22 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11521888B2 (en) 2010-11-18 2022-12-06 Monolithic 3D Inc. 3D semiconductor device and structure with high-k metal gate transistors
US11569117B2 (en) 2010-11-18 2023-01-31 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11574109B1 (en) 2013-04-15 2023-02-07 Monolithic 3D Inc Automation methods for 3D integrated circuits and devices
US11594473B2 (en) 2012-04-09 2023-02-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11600667B1 (en) 2010-10-11 2023-03-07 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US11605663B2 (en) 2010-10-13 2023-03-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11610802B2 (en) 2010-11-18 2023-03-21 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes
US11616004B1 (en) 2012-04-09 2023-03-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11615977B2 (en) 2010-11-18 2023-03-28 Monolithic 3D Inc. 3D semiconductor memory device and structure
CN115881866A (en) * 2023-03-03 2023-03-31 江西兆驰半导体有限公司 Light emitting diode epitaxial wafer, preparation method thereof and LED
US11694922B2 (en) 2010-10-13 2023-07-04 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11694944B1 (en) 2012-04-09 2023-07-04 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11711928B2 (en) 2016-10-10 2023-07-25 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11720736B2 (en) 2013-04-15 2023-08-08 Monolithic 3D Inc. Automation methods for 3D integrated circuits and devices
US11735462B2 (en) 2010-11-18 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11735501B1 (en) 2012-04-09 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11763864B2 (en) 2019-04-08 2023-09-19 Monolithic 3D Inc. 3D memory semiconductor devices and structures with bit-line pillars
US11784082B2 (en) 2010-11-18 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11784169B2 (en) 2012-12-22 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11804396B2 (en) 2010-11-18 2023-10-31 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11812620B2 (en) 2016-10-10 2023-11-07 Monolithic 3D Inc. 3D DRAM memory devices and structures with control circuits
US11854857B1 (en) 2010-11-18 2023-12-26 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11855100B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11855114B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11862503B2 (en) 2010-11-18 2024-01-02 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11869915B2 (en) 2010-10-13 2024-01-09 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11869591B2 (en) 2016-10-10 2024-01-09 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11869965B2 (en) 2013-03-11 2024-01-09 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11881443B2 (en) 2012-04-09 2024-01-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11901210B2 (en) 2010-11-18 2024-02-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11916045B2 (en) 2012-12-22 2024-02-27 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11923374B2 (en) 2013-03-12 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11923230B1 (en) 2010-11-18 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11929372B2 (en) 2010-10-13 2024-03-12 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11930648B1 (en) 2016-10-10 2024-03-12 Monolithic 3D Inc. 3D memory devices and structures with metal layers
US11937422B2 (en) 2015-11-07 2024-03-19 Monolithic 3D Inc. Semiconductor memory device and structure
US11935949B1 (en) 2013-03-11 2024-03-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11956952B2 (en) 2015-08-23 2024-04-09 Monolithic 3D Inc. Semiconductor memory device and structure
US11961827B1 (en) 2012-12-22 2024-04-16 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11967583B2 (en) 2012-12-22 2024-04-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11978731B2 (en) 2015-09-21 2024-05-07 Monolithic 3D Inc. Method to produce a multi-level semiconductor memory device and structure
US11984438B2 (en) 2010-10-13 2024-05-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11984445B2 (en) 2009-10-12 2024-05-14 Monolithic 3D Inc. 3D semiconductor devices and structures with metal layers
US11991884B1 (en) 2015-10-24 2024-05-21 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US12016181B2 (en) 2015-10-24 2024-06-18 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US12027518B1 (en) 2009-10-12 2024-07-02 Monolithic 3D Inc. 3D semiconductor devices and structures with metal layers
US12033884B2 (en) 2010-11-18 2024-07-09 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US12035531B2 (en) 2015-10-24 2024-07-09 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US12051674B2 (en) 2012-12-22 2024-07-30 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US12068187B2 (en) 2010-11-18 2024-08-20 Monolithic 3D Inc. 3D semiconductor device and structure with bonding and DRAM memory cells
US12080743B2 (en) 2010-10-13 2024-09-03 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US12094829B2 (en) 2014-01-28 2024-09-17 Monolithic 3D Inc. 3D semiconductor device and structure
US12094965B2 (en) 2013-03-11 2024-09-17 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US12094892B2 (en) 2010-10-13 2024-09-17 Monolithic 3D Inc. 3D micro display device and structure
US12100611B2 (en) 2010-11-18 2024-09-24 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US12100658B2 (en) 2015-09-21 2024-09-24 Monolithic 3D Inc. Method to produce a 3D multilayer semiconductor device and structure
US12100646B2 (en) 2013-03-12 2024-09-24 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US12120880B1 (en) 2015-10-24 2024-10-15 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US12125737B1 (en) 2010-11-18 2024-10-22 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US12136562B2 (en) 2023-12-02 2024-11-05 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4852755B2 (en) * 2006-09-20 2012-01-11 国立大学法人東北大学 Method for manufacturing compound semiconductor device
US9178121B2 (en) 2006-12-15 2015-11-03 Cree, Inc. Reflective mounting substrates for light emitting diodes
JP4757834B2 (en) * 2007-04-27 2011-08-24 Dowaエレクトロニクス株式会社 Group III nitride semiconductor and method for manufacturing the same, substrate for manufacturing group III nitride semiconductor
JP4786587B2 (en) * 2007-04-27 2011-10-05 Dowaエレクトロニクス株式会社 Group III nitride semiconductor and method for manufacturing the same, substrate for manufacturing group III nitride semiconductor
JP5076094B2 (en) * 2007-06-12 2012-11-21 株式会社 東北テクノアーチ Group III nitride single crystal manufacturing method, base crystal substrate having metal nitride layer, and multilayer structure wafer
KR101510377B1 (en) * 2008-01-21 2015-04-06 엘지이노텍 주식회사 Method for manufacturing nitride semiconductor and light emitting device having vertical structure
JP5014217B2 (en) * 2008-03-18 2012-08-29 Dowaエレクトロニクス株式会社 Group III nitride semiconductor and method of manufacturing the same
WO2010074346A1 (en) 2008-12-26 2010-07-01 Dowaホールディングス株式会社 Iii-nitride semiconductor growth substrate, iii-nitride semiconductor epitaxial substrate, iii-nitride semiconductor element, iii-nitride semiconductor freestanding substrate, and method for fabricating these
JP5430467B2 (en) * 2009-03-27 2014-02-26 Dowaホールディングス株式会社 Group III nitride semiconductor growth substrate, group III nitride semiconductor free-standing substrate, group III nitride semiconductor device, and methods of manufacturing the same
JP2010278470A (en) * 2009-03-27 2010-12-09 Dowa Holdings Co Ltd Substrate for growing group-iii nitride semiconductor, epitaxial substrate for group-iii nitride semiconductor, group-iii nitride semiconductor element, stand-alone substrate for group-iii nitride semiconductor, and methods for manufacturing the same
JP4461227B1 (en) * 2009-03-31 2010-05-12 株式会社 東北テクノアーチ Manufacturing method of semiconductor substrate
TWI423482B (en) * 2009-05-19 2014-01-11 Lien Shine Lu Fabrication method of cladding gallium nitride light emitting diodes
KR101722903B1 (en) * 2009-08-25 2017-04-04 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Method of manufacturing photoelectric conversion device
US9177761B2 (en) * 2009-08-25 2015-11-03 Semiconductor Energy Laboratory Co., Ltd. Plasma CVD apparatus, method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
JP5438534B2 (en) * 2010-01-29 2014-03-12 Dowaエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP5731785B2 (en) * 2010-09-30 2015-06-10 スタンレー電気株式会社 Multilayer semiconductor and method of manufacturing multilayer semiconductor
JP5665463B2 (en) * 2010-09-30 2015-02-04 Dowaエレクトロニクス株式会社 Group III nitride semiconductor device manufacturing substrate and group III nitride semiconductor free-standing substrate or group III nitride semiconductor device manufacturing method
GB2485204A (en) * 2010-11-05 2012-05-09 Jk Technosoft Uk Ltd Automating testing of an application using a hook mechanism
JP4940359B1 (en) 2011-01-17 2012-05-30 Dowaエレクトロニクス株式会社 LIGHT EMITTING ELEMENT, LIGHT EMITTING ELEMENT AND METHOD FOR MANUFACTURING SEMICONDUCTOR ELEMENT
KR101238169B1 (en) * 2011-01-28 2013-02-27 포항공과대학교 산학협력단 Method of manufacturing light emitting diode using wet etched type buffer layer
KR20120100296A (en) 2011-03-03 2012-09-12 삼성전자주식회사 Stacked structure including vertically grown semiconductor, pn junction device including the same and method for manufacturing them
KR101761309B1 (en) 2011-04-19 2017-07-25 삼성전자주식회사 GaN film structure, method of fabricating the same and semiconductor device including the same
WO2012153370A1 (en) 2011-05-12 2012-11-15 ウェーブスクエア,インコーポレイテッド Group iii nitride semiconductor vertical configuration led chip and method of manufacturing same
US20120292648A1 (en) * 2011-05-16 2012-11-22 Kabushiki Kaisha Toshiba Nitride semiconductor device, nitride semiconductor wafer, and method for manufacturing nitride semiconductor layer
US9312436B2 (en) 2011-05-16 2016-04-12 Kabushiki Kaisha Toshiba Nitride semiconductor device, nitride semiconductor wafer, and method for manufacturing nitride semiconductor layer
KR20130081956A (en) * 2012-01-10 2013-07-18 삼성전자주식회사 Method for growing nitride semiconductor
KR101890750B1 (en) * 2012-01-18 2018-08-22 삼성전자주식회사 Method for growing nitride semiconductor
TWI445204B (en) * 2012-03-02 2014-07-11 Univ Nat Chiao Tung Light emitting device with graded composition hole tunneling layer
JP5994420B2 (en) * 2012-06-21 2016-09-21 豊田合成株式会社 Group III nitride semiconductor light emitting device and method of manufacturing the same
CN102867893A (en) * 2012-09-17 2013-01-09 聚灿光电科技(苏州)有限公司 Method for increasing use efficiency of GaN substrate
US10101470B2 (en) * 2013-09-18 2018-10-16 Koninklijke Philips N.V. Laser etched scintillation crystals for increased performance
CN104134608A (en) * 2014-08-06 2014-11-05 上海世山科技有限公司 Method for manufacturing GaN substrate by using chemical etching
CN107039250B (en) * 2016-02-03 2018-08-21 中晟光电设备(上海)股份有限公司 A kind of method of the material of growing gallium nitride on a sapphire substrate, gallium nitride material and application thereof
JP7157953B2 (en) * 2017-12-21 2022-10-21 パナソニックIpマネジメント株式会社 Nitride-based thin film composite structure and manufacturing method thereof
CN110629284B (en) * 2019-10-30 2021-08-17 广东先导稀材股份有限公司 Growth method of gallium nitride crystal
CN111607824A (en) * 2020-06-02 2020-09-01 无锡吴越半导体有限公司 Based on ScAlMgO4Gallium nitride single crystal of substrate and method for producing same
FR3112238A1 (en) 2020-07-06 2022-01-07 Saint-Gobain Lumilog SEMICONDUCTOR SUBSTRATE WITH NITRURED INTERFACE LAYER
JP7368336B2 (en) * 2020-09-30 2023-10-24 信越半導体株式会社 Method for manufacturing a metal bonded substrate for ultraviolet light emitting device and method for manufacturing ultraviolet light emitting device
KR20220055526A (en) 2020-10-26 2022-05-04 삼성디스플레이 주식회사 Stacked structure including semiconductor structure and method for manufacturing same
CN114232083B (en) * 2021-12-22 2023-07-21 中国科学院苏州纳米技术与纳米仿生研究所 Preparation method of two-dimensional gallium nitride crystal
WO2023181601A1 (en) * 2022-03-23 2023-09-28 株式会社トクヤマ Method for producing group iii nitride single crystal and substrate for group iii nitride single crystal growth
CN115011917B (en) * 2022-05-18 2023-06-06 湖南工业职业技术学院 Diamond particle surface modification method based on vacuum thermal evaporation
CN115341194B (en) * 2022-07-05 2024-02-23 华灿光电(苏州)有限公司 Growth method for improving luminous consistency of miniature light-emitting diode
CN115983738B (en) * 2023-03-21 2023-06-27 广东仁懋电子有限公司 Method and device for improving gallium nitride preparation efficiency
CN116364825A (en) * 2023-06-01 2023-06-30 江西兆驰半导体有限公司 Composite buffer layer, preparation method thereof, epitaxial wafer and light-emitting diode
CN117153968B (en) * 2023-10-30 2024-01-19 江西兆驰半导体有限公司 Deep ultraviolet light-emitting diode epitaxial wafer, preparation method thereof and deep ultraviolet light-emitting diode

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010005023A1 (en) * 1998-05-29 2001-06-28 Kunio Itoh Method for growing nitride semiconductor crystals, nitride semiconductor device, and method for fabricating the same
US20020020341A1 (en) * 2000-08-04 2002-02-21 The Regents Of The University Of California Method of controlling stress in gallium nitride films deposited on substrates
US6455340B1 (en) * 2001-12-21 2002-09-24 Xerox Corporation Method of fabricating GaN semiconductor structures using laser-assisted epitaxial liftoff
US20020175340A1 (en) * 2001-03-26 2002-11-28 Masatomo Shibata Process for producing gallium nitride crystal substrate, and gallium nitride crystal substrate

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3289617B2 (en) * 1996-10-03 2002-06-10 豊田合成株式会社 Manufacturing method of GaN-based semiconductor device
JP2000049092A (en) * 1998-05-29 2000-02-18 Matsushita Electron Corp Method for growing crystal of nitride semiconductor, nitride semiconductor device, and manufacture of the device
CN1163977C (en) * 2000-10-26 2004-08-25 方大集团股份有限公司 Technology for preparing blue LED chip based on gallium nitride
JP3631724B2 (en) * 2001-03-27 2005-03-23 日本電気株式会社 Group III nitride semiconductor substrate and manufacturing method thereof
JP2004059325A (en) 2001-07-04 2004-02-26 Fuji Photo Film Co Ltd Method for manufacturing substrate for semiconductor device, substrate for semiconductor device, and semiconductor device
JP3972976B2 (en) * 2001-09-27 2007-09-05 独立行政法人科学技術振興機構 Method for forming highly oriented gallium nitride based crystal layer using amorphous intermediate layer
KR200276167Y1 (en) 2002-02-22 2002-05-18 주식회사 서창기업사 A sprinkler that has a trigonal prism
JP4117156B2 (en) 2002-07-02 2008-07-16 日本電気株式会社 Method for manufacturing group III nitride semiconductor substrate
KR100504178B1 (en) * 2003-01-22 2005-07-27 엘지전자 주식회사 Light emitting diode and method of manufacturing the same
JP2004269313A (en) * 2003-03-07 2004-09-30 Hitachi Cable Ltd Method for manufacturing gallium nitride crystal substrate
JP4136795B2 (en) * 2003-06-03 2008-08-20 株式会社沖データ Manufacturing method of semiconductor device
CN1529347A (en) * 2003-10-21 2004-09-15 中国科学院上海光学精密机械研究所 Scribing method of sapphire-based nitride chip
JP4289203B2 (en) * 2004-04-15 2009-07-01 豊田合成株式会社 GaN-based semiconductor
CN1333435C (en) * 2004-11-17 2007-08-22 金芃 Quasi aluminium nitride and quasi gallium nitride base growing substrate and method for growing on alumimium nitride ceramic sheet

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010005023A1 (en) * 1998-05-29 2001-06-28 Kunio Itoh Method for growing nitride semiconductor crystals, nitride semiconductor device, and method for fabricating the same
US6358770B2 (en) * 1998-05-29 2002-03-19 Matsushita Electric Industrial Co., Ltd. Method for growing nitride semiconductor crystals, nitride semiconductor device, and method for fabricating the same
US20020020341A1 (en) * 2000-08-04 2002-02-21 The Regents Of The University Of California Method of controlling stress in gallium nitride films deposited on substrates
US20020175340A1 (en) * 2001-03-26 2002-11-28 Masatomo Shibata Process for producing gallium nitride crystal substrate, and gallium nitride crystal substrate
US6824610B2 (en) * 2001-03-26 2004-11-30 Nec Corporation Process for producing gallium nitride crystal substrate, and gallium nitride crystal substrate
US6455340B1 (en) * 2001-12-21 2002-09-24 Xerox Corporation Method of fabricating GaN semiconductor structures using laser-assisted epitaxial liftoff

Cited By (279)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100276719A1 (en) * 2006-10-17 2010-11-04 Jin-Ywan Lin Optoelectronic device
US8049242B2 (en) * 2006-10-17 2011-11-01 Epistar Corporation Optoelectronic device
US8216869B2 (en) 2007-08-28 2012-07-10 Dowa Electronics Material Co., Ltd. Group III nitride semiconductor and a manufacturing method thereof
US20090057835A1 (en) * 2007-08-28 2009-03-05 Tohoku Techno Arch Co., Ltd. Group III nitride semiconductor and a manufacturing method thereof
KR101075607B1 (en) 2008-03-19 2011-10-20 가부시키가이샤 토호쿠 테크노 아치 Device manufacturing method
US7906409B2 (en) * 2008-03-19 2011-03-15 Canon Kabushiki Kaisha Device manufacturing method
US20090239356A1 (en) * 2008-03-19 2009-09-24 Takafumi Yao Device manufacturing method
US8338204B2 (en) * 2008-05-22 2012-12-25 Samsung Electronics Co., Ltd. Light emitting element, a light emitting device, a method of manufacturing a light emitting element and a method of manufacturing a light emitting device
US20120040479A1 (en) * 2008-05-22 2012-02-16 Yu-Sik Kim Light emitting element, a light emitting device, a method of manufacturing a light emitting element and a method of manufacturing a light emitting device
US20090291518A1 (en) * 2008-05-22 2009-11-26 Yu-Sik Kim Light emitting element, a light emitting device, a method of manufacturing a light emitting element and a method of manufacturing a light emitting device
US20100163893A1 (en) * 2008-08-12 2010-07-01 Hwan Hee Jeong Semiconductor light emitting device
US9577145B2 (en) 2008-08-12 2017-02-21 Lg Innotek Co., Ltd. Semiconductor light emitting device
US20100210058A1 (en) * 2009-02-17 2010-08-19 Jung Joo Yong Method of manufacturing semiconductor light emitting device
US8236581B2 (en) * 2009-02-17 2012-08-07 Lg Innotek Co., Ltd. Method of manufacturing semiconductor light emitting device
US8785963B2 (en) 2009-02-17 2014-07-22 Lg Innotek Co., Ltd. Method of manufacturing semiconductor light emitting device
US8878189B2 (en) 2009-03-27 2014-11-04 Dowa Holdings Co., Ltd. Group III nitride semiconductor growth substrate, group III nitride semiconductor epitaxial substrate, group III nitride semiconductor element and group III nitride semiconductor free-standing substrate, and method of producing the same
US8754533B2 (en) 2009-04-14 2014-06-17 Monolithic 3D Inc. Monolithic three-dimensional semiconductor device and structure
US8669778B1 (en) 2009-04-14 2014-03-11 Monolithic 3D Inc. Method for design and manufacturing of a 3D semiconductor device
US8378715B2 (en) 2009-04-14 2013-02-19 Monolithic 3D Inc. Method to construct systems
US9412645B1 (en) 2009-04-14 2016-08-09 Monolithic 3D Inc. Semiconductor devices and structures
US8987079B2 (en) 2009-04-14 2015-03-24 Monolithic 3D Inc. Method for developing a custom device
US9509313B2 (en) 2009-04-14 2016-11-29 Monolithic 3D Inc. 3D semiconductor device
US9577642B2 (en) 2009-04-14 2017-02-21 Monolithic 3D Inc. Method to form a 3D semiconductor device
US9711407B2 (en) 2009-04-14 2017-07-18 Monolithic 3D Inc. Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer
US8427200B2 (en) 2009-04-14 2013-04-23 Monolithic 3D Inc. 3D semiconductor device
US8362482B2 (en) 2009-04-14 2013-01-29 Monolithic 3D Inc. Semiconductor device and structure
US8373439B2 (en) 2009-04-14 2013-02-12 Monolithic 3D Inc. 3D semiconductor device
US8405420B2 (en) 2009-04-14 2013-03-26 Monolithic 3D Inc. System comprising a semiconductor device and structure
US8378494B2 (en) 2009-04-14 2013-02-19 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8384426B2 (en) 2009-04-14 2013-02-26 Monolithic 3D Inc. Semiconductor device and structure
US8211722B2 (en) * 2009-07-20 2012-07-03 Lu Lien-Shine Flip-chip GaN LED fabrication method
US20110294242A1 (en) * 2009-07-20 2011-12-01 Enerlighting Corp. Flip-chip gan led fabrication method
US11374118B2 (en) 2009-10-12 2022-06-28 Monolithic 3D Inc. Method to form a 3D integrated circuit
US10354995B2 (en) 2009-10-12 2019-07-16 Monolithic 3D Inc. Semiconductor memory device and structure
US10388863B2 (en) 2009-10-12 2019-08-20 Monolithic 3D Inc. 3D memory device and structure
US8294159B2 (en) 2009-10-12 2012-10-23 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US11018133B2 (en) 2009-10-12 2021-05-25 Monolithic 3D Inc. 3D integrated circuit
US10043781B2 (en) 2009-10-12 2018-08-07 Monolithic 3D Inc. 3D semiconductor device and structure
US8395191B2 (en) 2009-10-12 2013-03-12 Monolithic 3D Inc. Semiconductor device and structure
US10157909B2 (en) 2009-10-12 2018-12-18 Monolithic 3D Inc. 3D semiconductor device and structure
US11984445B2 (en) 2009-10-12 2024-05-14 Monolithic 3D Inc. 3D semiconductor devices and structures with metal layers
US10366970B2 (en) 2009-10-12 2019-07-30 Monolithic 3D Inc. 3D semiconductor device and structure
US8907442B2 (en) 2009-10-12 2014-12-09 Monolthic 3D Inc. System comprising a semiconductor device and structure
US9406670B1 (en) 2009-10-12 2016-08-02 Monolithic 3D Inc. System comprising a semiconductor device and structure
US10910364B2 (en) 2009-10-12 2021-02-02 Monolitaic 3D Inc. 3D semiconductor device
US12027518B1 (en) 2009-10-12 2024-07-02 Monolithic 3D Inc. 3D semiconductor devices and structures with metal layers
US8664042B2 (en) 2009-10-12 2014-03-04 Monolithic 3D Inc. Method for fabrication of configurable systems
US8237228B2 (en) 2009-10-12 2012-08-07 Monolithic 3D Inc. System comprising a semiconductor device and structure
US9564432B2 (en) 2010-02-16 2017-02-07 Monolithic 3D Inc. 3D semiconductor device and structure
US8492886B2 (en) 2010-02-16 2013-07-23 Monolithic 3D Inc 3D integrated circuit with logic
US8846463B1 (en) 2010-02-16 2014-09-30 Monolithic 3D Inc. Method to construct a 3D semiconductor device
US9099526B2 (en) 2010-02-16 2015-08-04 Monolithic 3D Inc. Integrated circuit device and structure
US8642416B2 (en) 2010-07-30 2014-02-04 Monolithic 3D Inc. Method of forming three dimensional integrated circuit devices using layer transfer technique
US8709880B2 (en) 2010-07-30 2014-04-29 Monolithic 3D Inc Method for fabrication of a semiconductor device and structure
US8912052B2 (en) 2010-07-30 2014-12-16 Monolithic 3D Inc. Semiconductor device and structure
US8258810B2 (en) 2010-09-30 2012-09-04 Monolithic 3D Inc. 3D semiconductor device
US8461035B1 (en) 2010-09-30 2013-06-11 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8703597B1 (en) 2010-09-30 2014-04-22 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US9419031B1 (en) 2010-10-07 2016-08-16 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US11315980B1 (en) 2010-10-11 2022-04-26 Monolithic 3D Inc. 3D semiconductor device and structure with transistors
US11469271B2 (en) 2010-10-11 2022-10-11 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US11600667B1 (en) 2010-10-11 2023-03-07 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US10896931B1 (en) 2010-10-11 2021-01-19 Monolithic 3D Inc. 3D semiconductor device and structure
US8440542B2 (en) 2010-10-11 2013-05-14 Monolithic 3D Inc. Semiconductor device and structure
US11018191B1 (en) 2010-10-11 2021-05-25 Monolithic 3D Inc. 3D semiconductor device and structure
US11024673B1 (en) 2010-10-11 2021-06-01 Monolithic 3D Inc. 3D semiconductor device and structure
US9818800B2 (en) 2010-10-11 2017-11-14 Monolithic 3D Inc. Self aligned semiconductor device and structure
US11158674B2 (en) 2010-10-11 2021-10-26 Monolithic 3D Inc. Method to produce a 3D semiconductor device and structure
US10290682B2 (en) 2010-10-11 2019-05-14 Monolithic 3D Inc. 3D IC semiconductor device and structure with stacked memory
US8956959B2 (en) 2010-10-11 2015-02-17 Monolithic 3D Inc. Method of manufacturing a semiconductor device with two monocrystalline layers
US11227897B2 (en) 2010-10-11 2022-01-18 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US8203148B2 (en) 2010-10-11 2012-06-19 Monolithic 3D Inc. Semiconductor device and structure
US11257867B1 (en) 2010-10-11 2022-02-22 Monolithic 3D Inc. 3D semiconductor device and structure with oxide bonds
US10943934B2 (en) 2010-10-13 2021-03-09 Monolithic 3D Inc. Multilevel semiconductor device and structure
US12094892B2 (en) 2010-10-13 2024-09-17 Monolithic 3D Inc. 3D micro display device and structure
US11327227B2 (en) 2010-10-13 2022-05-10 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11869915B2 (en) 2010-10-13 2024-01-09 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US8163581B1 (en) 2010-10-13 2012-04-24 Monolith IC 3D Semiconductor and optoelectronic devices
US11374042B1 (en) 2010-10-13 2022-06-28 Monolithic 3D Inc. 3D micro display semiconductor device and structure
US12080743B2 (en) 2010-10-13 2024-09-03 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11164898B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11163112B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US8283215B2 (en) 2010-10-13 2012-10-09 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US11404466B2 (en) 2010-10-13 2022-08-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11133344B2 (en) 2010-10-13 2021-09-28 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11437368B2 (en) 2010-10-13 2022-09-06 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US8362800B2 (en) 2010-10-13 2013-01-29 Monolithic 3D Inc. 3D semiconductor device including field repairable logics
US11063071B1 (en) 2010-10-13 2021-07-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US11929372B2 (en) 2010-10-13 2024-03-12 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11043523B1 (en) 2010-10-13 2021-06-22 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US8373230B1 (en) 2010-10-13 2013-02-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8379458B1 (en) 2010-10-13 2013-02-19 Monolithic 3D Inc. Semiconductor device and structure
US10998374B1 (en) 2010-10-13 2021-05-04 Monolithic 3D Inc. Multilevel semiconductor device and structure
US10978501B1 (en) 2010-10-13 2021-04-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US8476145B2 (en) 2010-10-13 2013-07-02 Monolithic 3D Inc. Method of fabricating a semiconductor device and structure
US11605663B2 (en) 2010-10-13 2023-03-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11984438B2 (en) 2010-10-13 2024-05-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11694922B2 (en) 2010-10-13 2023-07-04 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US8823122B2 (en) 2010-10-13 2014-09-02 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US10833108B2 (en) 2010-10-13 2020-11-10 Monolithic 3D Inc. 3D microdisplay device and structure
US10679977B2 (en) 2010-10-13 2020-06-09 Monolithic 3D Inc. 3D microdisplay device and structure
US11855100B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US8753913B2 (en) 2010-10-13 2014-06-17 Monolithic 3D Inc. Method for fabricating novel semiconductor and optoelectronic devices
US11855114B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US9059200B1 (en) * 2010-10-21 2015-06-16 Hrl Laboratories, Llc III-Nitride metal-insulator-semiconductor field-effect transistor
US11482438B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11443971B2 (en) 2010-11-18 2022-09-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11355380B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. Methods for producing 3D semiconductor memory device and structure utilizing alignment marks
US11355381B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. 3D semiconductor memory device and structure
US8273610B2 (en) 2010-11-18 2012-09-25 Monolithic 3D Inc. Method of constructing a semiconductor device and structure
US11923230B1 (en) 2010-11-18 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11211279B2 (en) 2010-11-18 2021-12-28 Monolithic 3D Inc. Method for processing a 3D integrated circuit and structure
US11164770B1 (en) 2010-11-18 2021-11-02 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US9136153B2 (en) 2010-11-18 2015-09-15 Monolithic 3D Inc. 3D semiconductor device and structure with back-bias
US11901210B2 (en) 2010-11-18 2024-02-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11121021B2 (en) 2010-11-18 2021-09-14 Monolithic 3D Inc. 3D semiconductor device and structure
US11107721B2 (en) 2010-11-18 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure with NAND logic
US11094576B1 (en) 2010-11-18 2021-08-17 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11862503B2 (en) 2010-11-18 2024-01-02 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US12068187B2 (en) 2010-11-18 2024-08-20 Monolithic 3D Inc. 3D semiconductor device and structure with bonding and DRAM memory cells
US11482439B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors
US11031275B2 (en) 2010-11-18 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US12033884B2 (en) 2010-11-18 2024-07-09 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11018042B1 (en) 2010-11-18 2021-05-25 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11495484B2 (en) 2010-11-18 2022-11-08 Monolithic 3D Inc. 3D semiconductor devices and structures with at least two single-crystal layers
US11854857B1 (en) 2010-11-18 2023-12-26 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US10497713B2 (en) 2010-11-18 2019-12-03 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11804396B2 (en) 2010-11-18 2023-10-31 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11508605B2 (en) 2010-11-18 2022-11-22 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11521888B2 (en) 2010-11-18 2022-12-06 Monolithic 3D Inc. 3D semiconductor device and structure with high-k metal gate transistors
US11784082B2 (en) 2010-11-18 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11004719B1 (en) 2010-11-18 2021-05-11 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11569117B2 (en) 2010-11-18 2023-01-31 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US12100611B2 (en) 2010-11-18 2024-09-24 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11735462B2 (en) 2010-11-18 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11610802B2 (en) 2010-11-18 2023-03-21 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes
US12125737B1 (en) 2010-11-18 2024-10-22 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11615977B2 (en) 2010-11-18 2023-03-28 Monolithic 3D Inc. 3D semiconductor memory device and structure
US8536023B2 (en) 2010-11-22 2013-09-17 Monolithic 3D Inc. Method of manufacturing a semiconductor device and structure
CN102097548A (en) * 2010-11-30 2011-06-15 杭州士兰明芯科技有限公司 Method for preparing self-supported GaN-based light emitting diode
US8541819B1 (en) 2010-12-09 2013-09-24 Monolithic 3D Inc. Semiconductor device and structure
US11482440B2 (en) 2010-12-16 2022-10-25 Monolithic 3D Inc. 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits
US8975670B2 (en) 2011-03-06 2015-03-10 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8901613B2 (en) 2011-03-06 2014-12-02 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8298875B1 (en) 2011-03-06 2012-10-30 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8450804B2 (en) 2011-03-06 2013-05-28 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8581349B1 (en) 2011-05-02 2013-11-12 Monolithic 3D Inc. 3D memory semiconductor device and structure
US9953925B2 (en) 2011-06-28 2018-04-24 Monolithic 3D Inc. Semiconductor system and device
US10388568B2 (en) 2011-06-28 2019-08-20 Monolithic 3D Inc. 3D semiconductor device and system
US9219005B2 (en) 2011-06-28 2015-12-22 Monolithic 3D Inc. Semiconductor system and device
US10217667B2 (en) 2011-06-28 2019-02-26 Monolithic 3D Inc. 3D semiconductor device, fabrication method and system
US9030858B2 (en) 2011-10-02 2015-05-12 Monolithic 3D Inc. Semiconductor device and structure
US8687399B2 (en) 2011-10-02 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US9197804B1 (en) 2011-10-14 2015-11-24 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US9029173B2 (en) 2011-10-18 2015-05-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US20140357053A1 (en) * 2012-03-14 2014-12-04 Sino Nitride Semiconductor Co., LTD Method for Preparing Composite Substrate Used For GaN Growth
US9000557B2 (en) 2012-03-17 2015-04-07 Zvi Or-Bach Semiconductor device and structure
US9305867B1 (en) 2012-04-09 2016-04-05 Monolithic 3D Inc. Semiconductor devices and structures
US10600888B2 (en) 2012-04-09 2020-03-24 Monolithic 3D Inc. 3D semiconductor device
US11735501B1 (en) 2012-04-09 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11594473B2 (en) 2012-04-09 2023-02-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US8836073B1 (en) 2012-04-09 2014-09-16 Monolithic 3D Inc. Semiconductor device and structure
US11616004B1 (en) 2012-04-09 2023-03-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US8557632B1 (en) 2012-04-09 2013-10-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US11164811B2 (en) 2012-04-09 2021-11-02 Monolithic 3D Inc. 3D semiconductor device with isolation layers and oxide-to-oxide bonding
US11694944B1 (en) 2012-04-09 2023-07-04 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11881443B2 (en) 2012-04-09 2024-01-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11088050B2 (en) 2012-04-09 2021-08-10 Monolithic 3D Inc. 3D semiconductor device with isolation layers
US11476181B1 (en) 2012-04-09 2022-10-18 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11410912B2 (en) 2012-04-09 2022-08-09 Monolithic 3D Inc. 3D semiconductor device with vias and isolation layers
US9337332B2 (en) 2012-04-25 2016-05-10 Hrl Laboratories, Llc III-Nitride insulating-gate transistors with passivation
US9099424B1 (en) 2012-08-10 2015-08-04 Monolithic 3D Inc. Semiconductor system, device and structure with heat removal
US10636653B2 (en) 2012-10-26 2020-04-28 Commissariat A L'energie Atomique Et Aux Energies Alternatives Process for growing at least one nanowire using a transition metal nitride layer obtained in two steps
US9698011B2 (en) 2012-10-26 2017-07-04 Commissariat A L'energie Atomique Et Aux Energies Alternatives Process for growing at least one nanowire using a transition metal nitride layer obtained in two steps
US9537044B2 (en) 2012-10-26 2017-01-03 Aledia Optoelectric device and method for manufacturing the same
EP3719849A3 (en) * 2012-10-26 2021-02-24 Commissariat à l'Energie Atomique et aux Energies Alternatives Method for growth of at least one nanowire from a layer of a transition metal nitride obtained in two steps
US9991342B2 (en) 2012-10-26 2018-06-05 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic device containing nanowire(s), equipped with a transition metal buffer layer, process for growing at least one nanowire, and process for manufacturing a device
US9679966B2 (en) 2012-10-26 2017-06-13 Commissariat A L'energie Atomique Et Aux Energies Alternatives Electronic device containing nanowire(s), equipped with a transition metal buffer layer, process for growing at least one nanowire, and process for manufacturing a device
FR2997557A1 (en) * 2012-10-26 2014-05-02 Commissariat Energie Atomique NANOFIL ELECTRONIC DEVICE WITH TRANSITION METAL BUFFER LAYER, METHOD OF GROWING AT LEAST ONE NANOWIL, AND DEVICE MANUFACTURING METHOD
US8686428B1 (en) 2012-11-16 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US8574929B1 (en) 2012-11-16 2013-11-05 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US8742476B1 (en) 2012-11-27 2014-06-03 Monolithic 3D Inc. Semiconductor device and structure
US11018116B2 (en) 2012-12-22 2021-05-25 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11961827B1 (en) 2012-12-22 2024-04-16 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US8921970B1 (en) 2012-12-22 2014-12-30 Monolithic 3D Inc Semiconductor device and structure
US11916045B2 (en) 2012-12-22 2024-02-27 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11217565B2 (en) 2012-12-22 2022-01-04 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11967583B2 (en) 2012-12-22 2024-04-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11784169B2 (en) 2012-12-22 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11063024B1 (en) 2012-12-22 2021-07-13 Monlithic 3D Inc. Method to form a 3D semiconductor device and structure
US9252134B2 (en) 2012-12-22 2016-02-02 Monolithic 3D Inc. Semiconductor device and structure
US12051674B2 (en) 2012-12-22 2024-07-30 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US8674470B1 (en) 2012-12-22 2014-03-18 Monolithic 3D Inc. Semiconductor device and structure
US11309292B2 (en) 2012-12-22 2022-04-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11430668B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11087995B1 (en) 2012-12-29 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US8803206B1 (en) 2012-12-29 2014-08-12 Monolithic 3D Inc. 3D semiconductor device and structure
US10115663B2 (en) 2012-12-29 2018-10-30 Monolithic 3D Inc. 3D semiconductor device and structure
US9911627B1 (en) 2012-12-29 2018-03-06 Monolithic 3D Inc. Method of processing a semiconductor device
US10600657B2 (en) 2012-12-29 2020-03-24 Monolithic 3D Inc 3D semiconductor device and structure
US9871034B1 (en) 2012-12-29 2018-01-16 Monolithic 3D Inc. Semiconductor device and structure
US10651054B2 (en) 2012-12-29 2020-05-12 Monolithic 3D Inc. 3D semiconductor device and structure
US11177140B2 (en) 2012-12-29 2021-11-16 Monolithic 3D Inc. 3D semiconductor device and structure
US9460991B1 (en) 2012-12-29 2016-10-04 Monolithic 3D Inc. Semiconductor device and structure
US9460978B1 (en) 2012-12-29 2016-10-04 Monolithic 3D Inc. Semiconductor device and structure
US10892169B2 (en) 2012-12-29 2021-01-12 Monolithic 3D Inc. 3D semiconductor device and structure
US10903089B1 (en) 2012-12-29 2021-01-26 Monolithic 3D Inc. 3D semiconductor device and structure
US11430667B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11004694B1 (en) 2012-12-29 2021-05-11 Monolithic 3D Inc. 3D semiconductor device and structure
US9385058B1 (en) 2012-12-29 2016-07-05 Monolithic 3D Inc. Semiconductor device and structure
US11004967B1 (en) 2013-03-11 2021-05-11 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11935949B1 (en) 2013-03-11 2024-03-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11869965B2 (en) 2013-03-11 2024-01-09 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US12094965B2 (en) 2013-03-11 2024-09-17 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US10325651B2 (en) 2013-03-11 2019-06-18 Monolithic 3D Inc. 3D semiconductor device with stacked memory
US10355121B2 (en) 2013-03-11 2019-07-16 Monolithic 3D Inc. 3D semiconductor device with stacked memory
US10964807B2 (en) 2013-03-11 2021-03-30 Monolithic 3D Inc. 3D semiconductor device with memory
US11121246B2 (en) 2013-03-11 2021-09-14 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11515413B2 (en) 2013-03-11 2022-11-29 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US8902663B1 (en) 2013-03-11 2014-12-02 Monolithic 3D Inc. Method of maintaining a memory state
US9496271B2 (en) 2013-03-11 2016-11-15 Monolithic 3D Inc. 3DIC system with a two stable state memory and back-bias region
US8994404B1 (en) 2013-03-12 2015-03-31 Monolithic 3D Inc. Semiconductor device and structure
US11398569B2 (en) 2013-03-12 2022-07-26 Monolithic 3D Inc. 3D semiconductor device and structure
US12100646B2 (en) 2013-03-12 2024-09-24 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11923374B2 (en) 2013-03-12 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US9117749B1 (en) 2013-03-15 2015-08-25 Monolithic 3D Inc. Semiconductor device and structure
US10224279B2 (en) 2013-03-15 2019-03-05 Monolithic 3D Inc. Semiconductor device and structure
US11270055B1 (en) 2013-04-15 2022-03-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US11487928B2 (en) 2013-04-15 2022-11-01 Monolithic 3D Inc. Automation for monolithic 3D devices
US11341309B1 (en) 2013-04-15 2022-05-24 Monolithic 3D Inc. Automation for monolithic 3D devices
US11030371B2 (en) 2013-04-15 2021-06-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US11574109B1 (en) 2013-04-15 2023-02-07 Monolithic 3D Inc Automation methods for 3D integrated circuits and devices
US11720736B2 (en) 2013-04-15 2023-08-08 Monolithic 3D Inc. Automation methods for 3D integrated circuits and devices
US10127344B2 (en) 2013-04-15 2018-11-13 Monolithic 3D Inc. Automation for monolithic 3D devices
US9559012B1 (en) 2013-09-30 2017-01-31 Hrl Laboratories, Llc Gallium nitride complementary transistors
US11088130B2 (en) 2014-01-28 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US11031394B1 (en) 2014-01-28 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure
US12094829B2 (en) 2014-01-28 2024-09-17 Monolithic 3D Inc. 3D semiconductor device and structure
US11107808B1 (en) 2014-01-28 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure
US10276712B2 (en) 2014-05-29 2019-04-30 Hrl Laboratories, Llc III-nitride field-effect transistor with dual gates
US10840239B2 (en) 2014-08-26 2020-11-17 Monolithic 3D Inc. 3D semiconductor device and structure
US11005017B2 (en) * 2014-09-02 2021-05-11 Koninklijke Philips N.V. Light source
US9401465B2 (en) * 2014-10-17 2016-07-26 High Power Opto. Inc. Light emitting diode having mirror protection layer and method for manufacturing mirror protection layer
US10297586B2 (en) 2015-03-09 2019-05-21 Monolithic 3D Inc. Methods for processing a 3D semiconductor device
US10381328B2 (en) 2015-04-19 2019-08-13 Monolithic 3D Inc. Semiconductor device and structure
US11011507B1 (en) 2015-04-19 2021-05-18 Monolithic 3D Inc. 3D semiconductor device and structure
US11056468B1 (en) 2015-04-19 2021-07-06 Monolithic 3D Inc. 3D semiconductor device and structure
US10825779B2 (en) 2015-04-19 2020-11-03 Monolithic 3D Inc. 3D semiconductor device and structure
US11956952B2 (en) 2015-08-23 2024-04-09 Monolithic 3D Inc. Semiconductor memory device and structure
US9812532B1 (en) 2015-08-28 2017-11-07 Hrl Laboratories, Llc III-nitride P-channel transistor
US10515981B2 (en) 2015-09-21 2019-12-24 Monolithic 3D Inc. Multilevel semiconductor device and structure with memory
US12100658B2 (en) 2015-09-21 2024-09-24 Monolithic 3D Inc. Method to produce a 3D multilayer semiconductor device and structure
US11978731B2 (en) 2015-09-21 2024-05-07 Monolithic 3D Inc. Method to produce a multi-level semiconductor memory device and structure
US10522225B1 (en) 2015-10-02 2019-12-31 Monolithic 3D Inc. Semiconductor device with non-volatile memory
US10847540B2 (en) 2015-10-24 2020-11-24 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11296115B1 (en) 2015-10-24 2022-04-05 Monolithic 3D Inc. 3D semiconductor device and structure
US11114464B2 (en) 2015-10-24 2021-09-07 Monolithic 3D Inc. 3D semiconductor device and structure
US12120880B1 (en) 2015-10-24 2024-10-15 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US12035531B2 (en) 2015-10-24 2024-07-09 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US10418369B2 (en) 2015-10-24 2019-09-17 Monolithic 3D Inc. Multi-level semiconductor memory device and structure
US12016181B2 (en) 2015-10-24 2024-06-18 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US11991884B1 (en) 2015-10-24 2024-05-21 Monolithic 3D Inc. 3D semiconductor device and structure with logic and memory
US11937422B2 (en) 2015-11-07 2024-03-19 Monolithic 3D Inc. Semiconductor memory device and structure
US11114427B2 (en) 2015-11-07 2021-09-07 Monolithic 3D Inc. 3D semiconductor processor and memory device and structure
US10692984B2 (en) 2015-11-19 2020-06-23 Hrl Laboratories, Llc III-nitride field-effect transistor with dual gates
US11711928B2 (en) 2016-10-10 2023-07-25 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11812620B2 (en) 2016-10-10 2023-11-07 Monolithic 3D Inc. 3D DRAM memory devices and structures with control circuits
US11869591B2 (en) 2016-10-10 2024-01-09 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11329059B1 (en) 2016-10-10 2022-05-10 Monolithic 3D Inc. 3D memory devices and structures with thinned single crystal substrates
US11251149B2 (en) 2016-10-10 2022-02-15 Monolithic 3D Inc. 3D memory device and structure
US11930648B1 (en) 2016-10-10 2024-03-12 Monolithic 3D Inc. 3D memory devices and structures with metal layers
US11158652B1 (en) 2019-04-08 2021-10-26 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11018156B2 (en) 2019-04-08 2021-05-25 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US10892016B1 (en) 2019-04-08 2021-01-12 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11763864B2 (en) 2019-04-08 2023-09-19 Monolithic 3D Inc. 3D memory semiconductor devices and structures with bit-line pillars
US11296106B2 (en) 2019-04-08 2022-04-05 Monolithic 3D Inc. 3D memory semiconductor devices and structures
CN114438595A (en) * 2022-01-27 2022-05-06 西湖大学 Gallium nitride epitaxial growth method beneficial to improving heat dissipation performance
CN115881866A (en) * 2023-03-03 2023-03-31 江西兆驰半导体有限公司 Light emitting diode epitaxial wafer, preparation method thereof and LED
US12136562B2 (en) 2023-12-02 2024-11-05 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers

Also Published As

Publication number Publication date
EP2192624A1 (en) 2010-06-02
EP2204477A1 (en) 2010-07-07
EP2192625B1 (en) 2012-02-15
EP2197049A1 (en) 2010-06-16
EP2194167B1 (en) 2011-08-31
ATE545959T1 (en) 2012-03-15
US8124504B2 (en) 2012-02-28
TW200644051A (en) 2006-12-16
EP2197050A1 (en) 2010-06-16
ATE519232T1 (en) 2011-08-15
EP2219236B1 (en) 2011-10-05
US20100120234A1 (en) 2010-05-13
ATE483043T1 (en) 2010-10-15
US20100009516A1 (en) 2010-01-14
EP2192625A1 (en) 2010-06-02
EP1876270A1 (en) 2008-01-09
DE602006017195D1 (en) 2010-11-11
EP1876270A4 (en) 2009-09-23
ATE527696T1 (en) 2011-10-15
JP4172657B2 (en) 2008-10-29
CN102634849B (en) 2016-02-17
EP2194167A1 (en) 2010-06-09
CN102634849A (en) 2012-08-15
CN101180420A (en) 2008-05-14
KR100976268B1 (en) 2010-08-18
US7829435B2 (en) 2010-11-09
EP2197049B1 (en) 2011-08-03
KR20070116687A (en) 2007-12-10
WO2006126330A1 (en) 2006-11-30
ATE522643T1 (en) 2011-09-15
EP2219236A1 (en) 2010-08-18
JPWO2006126330A1 (en) 2008-12-25
CN101180420B (en) 2012-10-17
EP1876270B1 (en) 2010-09-29
TWI390587B (en) 2013-03-21

Similar Documents

Publication Publication Date Title
US7829435B2 (en) Method for growth of GaN single crystal, method for preparation of GaN substrate, process for producing GaN-based element, and GaN-based element
US8207054B2 (en) Group III nitride semiconductor substrate, substrate for group III nitride semiconductor device, and methods of making same
JP3886341B2 (en) Method for manufacturing gallium nitride crystal substrate and gallium nitride crystal substrate
TWI490918B (en) Method for improved growth of semipolar (al,in,ga,b)n
US7632695B2 (en) Semiconductor device manufacturing method
US8405128B2 (en) Method for enhancing growth of semipolar (Al,In,Ga,B)N via metalorganic chemical vapor deposition
US7772599B2 (en) Gallium nitride-based semiconductor stacked structure, production method thereof, and compound semiconductor and light-emitting device each using the stacked structure
US8216869B2 (en) Group III nitride semiconductor and a manufacturing method thereof
TWI404122B (en) Method for enhancing growth of semi-polar (a1,in,ga,b)n via metalorganic chemical vapor deposition
JP2007142437A (en) Semiconductor device and method of manufacturing same
KR101810613B1 (en) Hexagonal wurtzite single crystal

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOHOKU TECHNO ARCH CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAO, TAKAFUMI;CHO, MEOUNG-WHAN;REEL/FRAME:021101/0795;SIGNING DATES FROM 20071205 TO 20071213

AS Assignment

Owner name: EPIVALLEY CO., LTD.,KOREA, DEMOCRATIC PEOPLE'S REP

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:023906/0124

Effective date: 20090901

Owner name: WAVESQUARE INC.,KOREA, DEMOCRATIC PEOPLE'S REPUBLI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:023906/0124

Effective date: 20090901

Owner name: FURUKAWA CO., LTD.,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:023906/0124

Effective date: 20090901

Owner name: MITSUBISHI CHEMICAL CORPORATION,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:023906/0124

Effective date: 20090901

Owner name: DOWA HOLDINGS CO., LTD.,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:023906/0124

Effective date: 20090901

AS Assignment

Owner name: EPIVALLEY CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:025091/0669

Effective date: 20090901

Owner name: FURUKAWA CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:025091/0669

Effective date: 20090901

Owner name: DOWA HOLDINGS CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:025091/0669

Effective date: 20090901

Owner name: MITSUBISHI CHEMICAL CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:025091/0669

Effective date: 20090901

Owner name: WAVESQUARE INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOHOKU TECHNO ARCH CO., LTD.;REEL/FRAME:025091/0669

Effective date: 20090901

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION