US20060076968A1 - Probe, printed circuit board testing device and printed circuit board testing method - Google Patents
Probe, printed circuit board testing device and printed circuit board testing method Download PDFInfo
- Publication number
- US20060076968A1 US20060076968A1 US11/289,452 US28945205A US2006076968A1 US 20060076968 A1 US20060076968 A1 US 20060076968A1 US 28945205 A US28945205 A US 28945205A US 2006076968 A1 US2006076968 A1 US 2006076968A1
- Authority
- US
- United States
- Prior art keywords
- probe
- printed circuit
- circuit board
- protrusion
- probe tip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
- G01R31/2806—Apparatus therefor, e.g. test stations, drivers, analysers, conveyors
- G01R31/2808—Holding, conveying or contacting devices, e.g. test adapters, edge connectors, extender boards
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
- G01R1/07314—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being perpendicular to test object, e.g. bed of nails or probe with bump contacts on a rigid support
- G01R1/07328—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being perpendicular to test object, e.g. bed of nails or probe with bump contacts on a rigid support for testing printed circuit boards
Definitions
- the present invention relates to a testing device for testing a digital information processor, and, more particularly, to a testing device which performs testing by causing a simulated failure to occur at a printed circuit board in an operation state.
- Patent Document A testing method which uses an X-Y robot and which monitors a signal level at any point on a printed circuit board is disclosed (refer to Japanese Unexamined Patent Application Publication No. 11-94907 (hereafter “Patent Document”)).
- an X-Y robot which holds a printed circuit board of a device to be tested is used, a probe tip of a probe is moved in accordance with a movement command from a personal computer and is brought into contact with a via hole and/or a land to be tested, the output from the probe is monitored, and the output is compared with a predetermined signal level in order to determine whether the device to be tested is in a normal state or an abnormal state.
- FIG. 9 shows in detail the X-Y robot in the testing structure shown in FIG. 8 .
- the method illustrated in FIG. 9 is a method of drawing out a printed circuit board to be tested onto the testing X-Y robot, and allows dc operation testing.
- a high-speed digital processor when the printed circuit board is drawn out to a testing support table, testing cannot be carried out in a proper operation state because of the effects of a clock delay or a signal waveform disturbance.
- the signal level at each point on the printed circuit board is only monitored. Therefore, an error detection circuit testing which, in a normal state, has difficulty determining an operation state cannot be carried out.
- a method of causing a simulated failure to occur by bringing a predetermined point on a printed circuit board into contact with a probe connected to, for example, 0 volts and forcefully performing a 0 volt clamping is available.
- a plurality of printed circuit boards 1001 are disposed in parallel and mounted, in order to bring the probe into contact with each point of a digital circuit while the printed circuit boards 1001 are mounted, it is necessary to insert the probe 1100 having a long lead wire into a gap between the printed circuit boards 1101 , 1102 as shown in FIG. 11 .
- a reliable 0 volt clamping cannot be expected in high-speed operation.
- a probe mountable to a printed circuit board testing device which performs a test on a predetermined land and/or a predetermined via hole of a printed circuit board.
- the probe comprises a probe tip and a protrusion.
- the probe tip is contactable with the land and/or the via hole and projectable from the probe.
- the protrusion is disposed at a surface of the probe, the surface of the probe being disposed opposite to where the probe tip is projectable.
- the protrusion is grounded by a reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- an electrically conductive guide panel is provided with respect to the surface of the probe where the protrusion is provided, and the protrusion is grounded to the guide panel by the reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- a guide panel is mounted to a surface of the printed circuit board facing the surface of the probe where the protrusion is provided, and the protrusion is grounded to the guide panel by the reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- the probe is disposed in a gap between the printed circuit board to be tested and a printed circuit board adjacent thereto.
- the probe tip has a spring structure and is incorporated in the probe so as to be projectable from a surface of the probe.
- the probe further comprises a collision sensor for detecting a collision of the probe.
- a printed circuit board testing device which performs a test on a predetermined land and/or a predetermined via hole of a printed circuit board.
- the testing device comprises a probe for performing the test on the land and/or the via hole, inputting means for inputting positional information of the land and/or the via hole, and positioning means for determining the position of the probe in accordance with the positional information.
- an electrically conductive guide panel is provided with respect to a surface of the probe where the protrusion is provided, and the protrusion is grounded to the guide panel by the reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- the probe tip of the probe has a spring structure and is incorporated in the probe so as to be projectable from a surface of the probe.
- the probe is disposed in a gap between the printed circuit board to be tested and a printed circuit board adjacent thereto.
- a printed circuit board testing method of performing a test on a predetermined land and/or a predetermined via hole of a printed circuit board comprises the steps of inputting positional information of the land and/or the via hole, positioning a probe for determining the position of the probe, which performs the test on the land and/or the via hole, in accordance with the positional information, projecting a probe tip of the probe, and grounding a protrusion at the probe by a reaction pressure that is generated when the probe tip that has been projected in the probe tip projecting step contacts the land and/or the via hole.
- an electrically conductive guide panel is disposed with respect to a surface of the probe where the protrusion is disposed, and the grounding step comprises grounding the protrusion to the guide panel by the reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- the probe tip projecting step comprises projecting from a surface of the probe the probe tip which has a spring structure and which is incorporated in the probe.
- the positioning step comprises determining the position of the probe by inserting the probe into a gap between the printed circuit board to be tested and a printed circuit board adjacent thereto.
- the present invention makes it possible to cause a simulated failure to occur by grounding any via hole and/or land of a printed circuit board of a digital information processor in an operation state, so that a failure state can also be tested.
- FIG. 1 shows a basic structure of a testing device according to the present invention
- FIG. 2 shows an example of a structure of a testing system according to the present invention
- FIG. 3 shows a block structural view of a practical form
- FIG. 4 shows in detail an example of a probe and an example of probe tip grounding means
- FIG. 5 shows an example of positional information including net properties and power supply properties
- FIG. 6 shows an example of a circuit for parallel scanning
- FIG. 7 shows an example of a circuit for serial scanning
- FIG. 8 shows an example of a testing structure using an X-Y robot
- FIG. 9 shows in detail the example of the testing structure using the X-Y robot
- FIG. 10 shows a general mounted state of a device
- FIG. 11 shows an example of bringing a probe into contact in the mounted state of the device.
- a probe 4 has a probe tip 61 which is brought into contact with a via hole and/or a land in order for the probe 4 to perform a testing operation.
- FIG. 1 shows a basic structure of a testing device 1 according to the present invention.
- Positional information of a via hole and/or a land of a printed circuit board to be tested is input to a positional information inputting means 2 from a testing server in FIG. 2 .
- probe positioning means 301 , 302 , 303 positions the probe 4 in accordance with the positional information and probe tip grounding means 5 brings the electrically conductive probe tip into contact with the predetermined via hole and/or land after the position of the probe 4 has been determined, a top-like portion, disposed at a surface of the probe situated opposite to where the probe tip is projectable, is grounded by a reaction pressure generated when the probe tip contacts the land and/or the via hole.
- the positional information inputting means 2 is such as a circuit of receiving positional information from the testing server 3 and input positional information to probe positioning means 301 , 302 , 303 .
- Probe positioning means 301 , 302 , 303 are such as motors to control the probe 4
- probe tip grounding means 5 is also such as a circuit of grounding.
- FIG. 2 shows a device 20 to be tested including printed circuit boards 22 to be tested and an example of a testing system using the testing device 1 according to the present invention.
- FIG. 3 shows a functional block view of the testing device 1 in the testing system. Testing device 1 has also a controller (not illustrated in FIG. 3 ), which controls their functional means in FIG. 3
- the device 20 to be tested is previously set so as to be in a predetermined positional relationship with the testing device 1 .
- the testing device 1 comprises positioning measuring means 31 and tilt controlling means 32 .
- the positioning measuring means 31 measures the position of the printed circuit board 22 or the device 20
- the tilt controlling means 32 stores a reference position of the printed circuit board 22 or the device 20 and corrects the positional information on the basis of the position measured by the position measuring means 31 and the reference position.
- Printed circuit board output monitoring means 33 is electrically connected with a guide panel 63 and monitors the output of the printed circuit board 22 to be tested and outputs the monitored result to error detecting means 34 .
- the error detecting means 34 previously holds the correct output information of the printed circuit board 22 to be tested in accordance with a testing step in order to compare this information with an actual output of the printed circuit board 22 to be tested. If the correct output information and the actual output information are the same, then the guide panel 63 is to be grounded and the probe positioning means 301 , 302 , 303 positions the probe in accordance with the next positional information. In contrast, if they are not the same, the error detecting means 34 determines that an “error” occurs and the guide panel 63 is not grounded.
- X and Y coordinates are input as the positional information of the via hole and/or the land of the printed circuit board 22 to be tested from the positional information inputting means 2 to the testing device 1 .
- the positional information originally is stored in the testing server 3 and the testing server 3 send the positional information to positional information inputting means 2 .
- the probe positioning means 301 , 302 , 303 positions the probe 4 in accordance with the positional information.
- probe tip pushing-out means 6 causes the probe tip to contact the predetermined via hole and/or land after the position of the probe 4 has been determined, it causes the top-like portion, disposed at the surface of the probe situated opposite to where the probe tip is projectable, to be grounded by the reaction pressure produced when the probe tip contacts the land and/or the via hole.
- probe tip pushing-out means 6 is such as a motor of control a rod 64 which pushes out the probe tip 61 .
- Positioning measuring means 31 is such as a circuit of measuring the position of the printed circuit board 22 or the device 20 and tilt controlling means 32 is such as a circuit of correcting the positional information.
- Printed circuit board output monitoring means 33 is such as a circuit of monitoring the output of the printed circuit board 22 and the error detecting means 34 is such as a circuit of detecting an error of he output of the printed circuit board 22 .
- FIG. 4 shows in detail an embodiment of the probe 4 and an example of the probe tip 61 , which are used in the testing device 1 according to the present invention.
- a grounded guide panel 63 and the probe 4 are inserted in a gap between the printed circuit board 22 to be tested and the guide panel 63 adjacent thereto.
- the adjacent printed circuit board (not shown) is usually disposed below the guide panel 63 .
- the body of the probe 4 is formed of an insulating material, such as zirconia. The probe 4 is positioned so that the probe tip 61 is adjusted above or below a predetermined via hole and/or land 23 .
- the guide panel 63 may be formed so as to be mountable to the printed circuit board 22 .
- the four corners of the printed circuit board 22 and the four corners of the guide panel 63 are secured with a gap having a size which allows testing by insertion of the probe 4 being formed therebetween, and the guide panel 63 is removed from the printed circuit board 22 after the testing.
- the probe tip grounding means pushes the electrically conductive probe tip 61 incorporated in the probe 4 towards the via hole and/or the land 23 and causes the probe tip 61 to come into contact therewith.
- the probe tip 61 has a spring structure and is pushed out by a rod 64 and projects from the surface of the probe.
- the probe 4 has a storing unit 66 , where the probe tip 61 and the rod 64 are disposed.
- the length of the probe tip 61 is longer than the sum of the size of a gap between the probe 4 and the printed circuit board 22 to be tested and the size of a gap between the probe 4 and the guide panel 63 .
- the probe 4 is flexed by reaction with respect to the pushing out of the probe tip 61 towards the via hole and/or the land 23 , so that a top-like portion 62 , disposed at a back side of the probe and electrically connected to the probe tip 61 , comes into contact with the guide panel 63 to thereby ground the probe tip 61 .
- the probe tip detects an actual output information from the via hole and/or the land 23 and transmit the actual output information to the error detecting means 34 . If the correct output information and the actual output information are the same in the error detecting means 34 , then the guide panel 63 is to be grounded. As a result, a simulated failure is caused by grounded the guide panel 63 because the probe tip 61 is electrically connected with top-like portion 62 . On the other hand, if the correct output information and the actual output information are not the same in the error detecting means 34 , guide panel 63 is not grounded and also probe tip 61 is not grounded. Since the probe tip 61 has a spring structure, the probe tip 61 can be easily incorporated in the probe 4 and can be smoothly pushed out from the probe 4 . The operation of the rod 64 is controlled with the probe tip pushing-out means 6 .
- the testing device 1 further comprises probe tip overcurrent detecting means (refer to FIG. 3 ). When an overcurrent is detected when the probe tip 61 has been grounded, the grounding of the probe tip 61 is halted and an overcurrent error is output.
- the testing device 1 further comprises probe tip open detecting means 36 (refer to FIG. 3 ). When an open is detected when the probe tip 61 has been grounded, an open error is output.
- the probe positioning means 301 , 302 , 303 further comprises collision controlling means 37 .
- collision controlling means 37 When a collision is detected with a collision sensor 65 of the probe 4 , the movement of the probe 4 is halted.
- FIG. 5 shows an example of a table in which power supply properties and via hole and/or land interconnection net properties are included in the positional information of a plurality of the via holes and/or lands 23 of the printed circuit board 22 to be tested, the positional information being input to the testing device 1 from the positional information inputting means 2 .
- the testing device 1 associates the positional information of the via hole and/or the land of the printed circuit board 22 with a net properties and power supply properties.
- a table which shows the relation between the positional information and a net properties and power supply properties, is stored in the printed circuit board output monitoring means.
- the printed circuit board output monitoring means 33 send the table to the probe positioning means 301 , 302 , 303 .
- the probe positioning means 301 , 302 , 303 determines that, for the first positional information and the second positional information having the same net, such as “net 1 ,” positioning is only performed for the first positional information, so that positioning for the second positional information is omitted and is not tested.
- the seventh positional information, the fourteenth positional information, and the fifteenth positional information having power supply properties positioning operations are omitted and is not tested.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a testing device for testing a digital information processor, and, more particularly, to a testing device which performs testing by causing a simulated failure to occur at a printed circuit board in an operation state.
- 2. Description of the Related Art
- Hitherto, parallel scanning and serial scanning have been available as methods of testing a digital information processor. In each of these methods, as shown in each of the respective examples illustrated in
FIGS. 6 and 7 , a circuit designed exclusively for testing is added to a printedcircuit board circuit 603 is included in parallel scanning. - However, in these methods, as the size of the digital circuit is increased, the proportion occupied by the added circuit designed exclusively for testing in comparison with the size of the actual digital circuit is increased to a proportion that cannot be ignored. In addition, in the serial scanning method, in order to set each
FF - A testing method which uses an X-Y robot and which monitors a signal level at any point on a printed circuit board is disclosed (refer to Japanese Unexamined Patent Application Publication No. 11-94907 (hereafter “Patent Document”)).
- In the method described in Patent Document, as shown in
FIG. 8 , an X-Y robot which holds a printed circuit board of a device to be tested is used, a probe tip of a probe is moved in accordance with a movement command from a personal computer and is brought into contact with a via hole and/or a land to be tested, the output from the probe is monitored, and the output is compared with a predetermined signal level in order to determine whether the device to be tested is in a normal state or an abnormal state. -
FIG. 9 shows in detail the X-Y robot in the testing structure shown inFIG. 8 . The method illustrated inFIG. 9 is a method of drawing out a printed circuit board to be tested onto the testing X-Y robot, and allows dc operation testing. In a high-speed digital processor, when the printed circuit board is drawn out to a testing support table, testing cannot be carried out in a proper operation state because of the effects of a clock delay or a signal waveform disturbance. In the method disclosed in Patent Document, the signal level at each point on the printed circuit board is only monitored. Therefore, an error detection circuit testing which, in a normal state, has difficulty determining an operation state cannot be carried out. - A method of causing a simulated failure to occur by bringing a predetermined point on a printed circuit board into contact with a probe connected to, for example, 0 volts and forcefully performing a 0 volt clamping is available. However, as shown in
FIG. 10 , since, in general, in anactual information processor 1000, a plurality ofprinted circuit boards 1001 are disposed in parallel and mounted, in order to bring the probe into contact with each point of a digital circuit while the printedcircuit boards 1001 are mounted, it is necessary to insert theprobe 1100 having a long lead wire into a gap between the printedcircuit boards FIG. 11 . However, with theprobe 1100 having a long lead wire, a reliable 0 volt clamping cannot be expected in high-speed operation. - Accordingly, it is an object of the present invention to make it possible to carry out testing by reliably causing a simulated failure to occur at a printed circuit board of a digital information processor in an operation state.
- To this end, according to a first aspect of the present invention, there is provided a probe mountable to a printed circuit board testing device which performs a test on a predetermined land and/or a predetermined via hole of a printed circuit board. The probe comprises a probe tip and a protrusion. The probe tip is contactable with the land and/or the via hole and projectable from the probe. The protrusion is disposed at a surface of the probe, the surface of the probe being disposed opposite to where the probe tip is projectable. The protrusion is grounded by a reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- In a first form based on the first aspect, an electrically conductive guide panel is provided with respect to the surface of the probe where the protrusion is provided, and the protrusion is grounded to the guide panel by the reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- In a second form based on the first aspect, a guide panel is mounted to a surface of the printed circuit board facing the surface of the probe where the protrusion is provided, and the protrusion is grounded to the guide panel by the reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- In a third form based on the first form, the probe is disposed in a gap between the printed circuit board to be tested and a printed circuit board adjacent thereto.
- In a fourth form based on the first aspect, the probe tip has a spring structure and is incorporated in the probe so as to be projectable from a surface of the probe.
- In a fifth form based on the first aspect, the probe further comprises a collision sensor for detecting a collision of the probe.
- According to a second aspect of the present invention, there is provided a printed circuit board testing device which performs a test on a predetermined land and/or a predetermined via hole of a printed circuit board. The testing device comprises a probe for performing the test on the land and/or the via hole, inputting means for inputting positional information of the land and/or the via hole, and positioning means for determining the position of the probe in accordance with the positional information. When a probe tip of the probe is projected and comes into contact with the land and/or the via hole, a protrusion at the probe is grounded by a reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- In a first form based on the second aspect, an electrically conductive guide panel is provided with respect to a surface of the probe where the protrusion is provided, and the protrusion is grounded to the guide panel by the reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- In a second form based on the second aspect, the probe tip of the probe has a spring structure and is incorporated in the probe so as to be projectable from a surface of the probe.
- In a third form based on the first form, the probe is disposed in a gap between the printed circuit board to be tested and a printed circuit board adjacent thereto.
- According to a third aspect of the present invention, there is provided a printed circuit board testing method of performing a test on a predetermined land and/or a predetermined via hole of a printed circuit board. The method comprises the steps of inputting positional information of the land and/or the via hole, positioning a probe for determining the position of the probe, which performs the test on the land and/or the via hole, in accordance with the positional information, projecting a probe tip of the probe, and grounding a protrusion at the probe by a reaction pressure that is generated when the probe tip that has been projected in the probe tip projecting step contacts the land and/or the via hole.
- In a first form based on the third aspect, an electrically conductive guide panel is disposed with respect to a surface of the probe where the protrusion is disposed, and the grounding step comprises grounding the protrusion to the guide panel by the reaction pressure that is generated when the probe tip contacts the land and/or the via hole.
- In a second form based on the third aspect, the probe tip projecting step comprises projecting from a surface of the probe the probe tip which has a spring structure and which is incorporated in the probe.
- In a third form based on the first form, the positioning step comprises determining the position of the probe by inserting the probe into a gap between the printed circuit board to be tested and a printed circuit board adjacent thereto.
- The present invention makes it possible to cause a simulated failure to occur by grounding any via hole and/or land of a printed circuit board of a digital information processor in an operation state, so that a failure state can also be tested.
-
FIG. 1 shows a basic structure of a testing device according to the present invention; -
FIG. 2 shows an example of a structure of a testing system according to the present invention; -
FIG. 3 shows a block structural view of a practical form; -
FIG. 4 shows in detail an example of a probe and an example of probe tip grounding means; -
FIG. 5 shows an example of positional information including net properties and power supply properties; -
FIG. 6 shows an example of a circuit for parallel scanning; -
FIG. 7 shows an example of a circuit for serial scanning; -
FIG. 8 shows an example of a testing structure using an X-Y robot; -
FIG. 9 shows in detail the example of the testing structure using the X-Y robot; -
FIG. 10 shows a general mounted state of a device; and -
FIG. 11 shows an example of bringing a probe into contact in the mounted state of the device. - In an embodiment, a
probe 4 has aprobe tip 61 which is brought into contact with a via hole and/or a land in order for theprobe 4 to perform a testing operation. -
FIG. 1 shows a basic structure of atesting device 1 according to the present invention. Positional information of a via hole and/or a land of a printed circuit board to be tested is input to a positional information inputting means 2 from a testing server inFIG. 2 . When probe positioning means 301, 302, 303 positions theprobe 4 in accordance with the positional information and probe tip grounding means 5 brings the electrically conductive probe tip into contact with the predetermined via hole and/or land after the position of theprobe 4 has been determined, a top-like portion, disposed at a surface of the probe situated opposite to where the probe tip is projectable, is grounded by a reaction pressure generated when the probe tip contacts the land and/or the via hole. Here, a protrusion in the claims corresponds to the top-like portion. the positional information inputting means 2 is such as a circuit of receiving positional information from thetesting server 3 and input positional information to probe positioning means 301, 302, 303. Probe positioning means 301, 302, 303 are such as motors to control theprobe 4, and probe tip grounding means 5 is also such as a circuit of grounding. - [Practical Form]
-
FIG. 2 shows adevice 20 to be tested including printedcircuit boards 22 to be tested and an example of a testing system using thetesting device 1 according to the present invention.FIG. 3 shows a functional block view of thetesting device 1 in the testing system.Testing device 1 has also a controller (not illustrated inFIG. 3 ), which controls their functional means inFIG. 3 - The
device 20 to be tested is previously set so as to be in a predetermined positional relationship with thetesting device 1. - Alternatively, the
testing device 1 comprises positioning measuring means 31 and tilt controlling means 32. The positioning measuring means 31 measures the position of the printedcircuit board 22 or thedevice 20, and the tilt controlling means 32 stores a reference position of the printedcircuit board 22 or thedevice 20 and corrects the positional information on the basis of the position measured by the position measuring means 31 and the reference position. - Printed circuit board output monitoring means 33 is electrically connected with a
guide panel 63 and monitors the output of the printedcircuit board 22 to be tested and outputs the monitored result toerror detecting means 34. The error detecting means 34 previously holds the correct output information of the printedcircuit board 22 to be tested in accordance with a testing step in order to compare this information with an actual output of the printedcircuit board 22 to be tested. If the correct output information and the actual output information are the same, then theguide panel 63 is to be grounded and the probe positioning means 301, 302, 303 positions the probe in accordance with the next positional information. In contrast, if they are not the same, theerror detecting means 34 determines that an “error” occurs and theguide panel 63 is not grounded. - X and Y coordinates are input as the positional information of the via hole and/or the land of the printed
circuit board 22 to be tested from the positional information inputting means 2 to thetesting device 1. The positional information originally is stored in thetesting server 3 and thetesting server 3 send the positional information to positional information inputting means 2. The probe positioning means 301, 302, 303 positions theprobe 4 in accordance with the positional information. - When probe tip pushing-out means 6 causes the probe tip to contact the predetermined via hole and/or land after the position of the
probe 4 has been determined, it causes the top-like portion, disposed at the surface of the probe situated opposite to where the probe tip is projectable, to be grounded by the reaction pressure produced when the probe tip contacts the land and/or the via hole. - probe tip pushing-out means 6 is such as a motor of control a
rod 64 which pushes out theprobe tip 61. Positioning measuring means 31 is such as a circuit of measuring the position of the printedcircuit board 22 or thedevice 20 and tilt controlling means 32 is such as a circuit of correcting the positional information. Printed circuit board output monitoring means 33 is such as a circuit of monitoring the output of the printedcircuit board 22 and theerror detecting means 34 is such as a circuit of detecting an error of he output of the printedcircuit board 22. -
FIG. 4 shows in detail an embodiment of theprobe 4 and an example of theprobe tip 61, which are used in thetesting device 1 according to the present invention. As shown inFIG. 4A showing a state prior to the pushing-out of theprobe tip 61, a groundedguide panel 63 and theprobe 4 are inserted in a gap between the printedcircuit board 22 to be tested and theguide panel 63 adjacent thereto. Here, the adjacent printed circuit board (not shown) is usually disposed below theguide panel 63. The body of theprobe 4 is formed of an insulating material, such as zirconia. Theprobe 4 is positioned so that theprobe tip 61 is adjusted above or below a predetermined via hole and/orland 23. Theguide panel 63 may be formed so as to be mountable to the printedcircuit board 22. For example, the four corners of the printedcircuit board 22 and the four corners of theguide panel 63 are secured with a gap having a size which allows testing by insertion of theprobe 4 being formed therebetween, and theguide panel 63 is removed from the printedcircuit board 22 after the testing. - After completing the positioning, as shown in
FIG. 4B showing a state after the pushing-out of the probe tip, the probe tip grounding means pushes the electricallyconductive probe tip 61 incorporated in theprobe 4 towards the via hole and/or theland 23 and causes theprobe tip 61 to come into contact therewith. Theprobe tip 61 has a spring structure and is pushed out by arod 64 and projects from the surface of the probe. Theprobe 4 has a storingunit 66, where theprobe tip 61 and therod 64 are disposed. The length of theprobe tip 61 is longer than the sum of the size of a gap between theprobe 4 and the printedcircuit board 22 to be tested and the size of a gap between theprobe 4 and theguide panel 63. Theprobe 4 is flexed by reaction with respect to the pushing out of theprobe tip 61 towards the via hole and/or theland 23, so that a top-like portion 62, disposed at a back side of the probe and electrically connected to theprobe tip 61, comes into contact with theguide panel 63 to thereby ground theprobe tip 61. - The probe tip detects an actual output information from the via hole and/or the
land 23 and transmit the actual output information to theerror detecting means 34. If the correct output information and the actual output information are the same in theerror detecting means 34, then theguide panel 63 is to be grounded. As a result, a simulated failure is caused by grounded theguide panel 63 because theprobe tip 61 is electrically connected with top-like portion 62. On the other hand, if the correct output information and the actual output information are not the same in theerror detecting means 34,guide panel 63 is not grounded and also probetip 61 is not grounded. Since theprobe tip 61 has a spring structure, theprobe tip 61 can be easily incorporated in theprobe 4 and can be smoothly pushed out from theprobe 4. The operation of therod 64 is controlled with the probe tip pushing-out means 6. - The
testing device 1 further comprises probe tip overcurrent detecting means (refer toFIG. 3 ). When an overcurrent is detected when theprobe tip 61 has been grounded, the grounding of theprobe tip 61 is halted and an overcurrent error is output. - The
testing device 1 further comprises probe tip open detecting means 36 (refer toFIG. 3 ). When an open is detected when theprobe tip 61 has been grounded, an open error is output. - The probe positioning means 301, 302, 303 further comprises collision controlling means 37. When a collision is detected with a
collision sensor 65 of theprobe 4, the movement of theprobe 4 is halted. -
FIG. 5 shows an example of a table in which power supply properties and via hole and/or land interconnection net properties are included in the positional information of a plurality of the via holes and/or lands 23 of the printedcircuit board 22 to be tested, the positional information being input to thetesting device 1 from the positional information inputting means 2. - The
testing device 1 associates the positional information of the via hole and/or the land of the printedcircuit board 22 with a net properties and power supply properties. A table, which shows the relation between the positional information and a net properties and power supply properties, is stored in the printed circuit board output monitoring means. The printed circuit board output monitoring means 33 send the table to the probe positioning means 301, 302, 303. - In this case, the probe positioning means 301, 302, 303 determines that, for the first positional information and the second positional information having the same net, such as “net 1,” positioning is only performed for the first positional information, so that positioning for the second positional information is omitted and is not tested. For the sixth positional information, the seventh positional information, the fourteenth positional information, and the fifteenth positional information having power supply properties, positioning operations are omitted and is not tested.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004234837A JP2006053043A (en) | 2004-08-11 | 2004-08-11 | Printed board testing equipment |
JP2004-234837 | 2004-08-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060076968A1 true US20060076968A1 (en) | 2006-04-13 |
US7339386B2 US7339386B2 (en) | 2008-03-04 |
Family
ID=36030622
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/289,452 Expired - Fee Related US7339386B2 (en) | 2004-08-11 | 2005-11-30 | Probe, printed circuit board testing device and printed circuit board testing method |
Country Status (2)
Country | Link |
---|---|
US (1) | US7339386B2 (en) |
JP (1) | JP2006053043A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140225637A1 (en) * | 2013-02-11 | 2014-08-14 | International Business Machines Corporation | High bandwidth signal probe tip |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007256117A (en) * | 2006-03-23 | 2007-10-04 | Fujitsu Ltd | Printed circuit board test apparatus, printed circuit board test method, printed circuit board test program, printed circuit board manufacturing method |
JP5672783B2 (en) * | 2010-06-11 | 2015-02-18 | 富士通株式会社 | Measuring apparatus, measuring program and measuring method |
JP5609986B2 (en) * | 2010-11-16 | 2014-10-22 | 富士通株式会社 | Information processing apparatus, transmission apparatus, and control method for information processing apparatus |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6275054B1 (en) * | 1998-11-25 | 2001-08-14 | Rika Electronics International, Inc. | Electrical contact system |
US6525553B1 (en) * | 2000-09-11 | 2003-02-25 | St Assembly Test Services Ltd. | Ground pin concept for singulated ball grid array |
-
2004
- 2004-08-11 JP JP2004234837A patent/JP2006053043A/en active Pending
-
2005
- 2005-11-30 US US11/289,452 patent/US7339386B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6275054B1 (en) * | 1998-11-25 | 2001-08-14 | Rika Electronics International, Inc. | Electrical contact system |
US6525553B1 (en) * | 2000-09-11 | 2003-02-25 | St Assembly Test Services Ltd. | Ground pin concept for singulated ball grid array |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140225637A1 (en) * | 2013-02-11 | 2014-08-14 | International Business Machines Corporation | High bandwidth signal probe tip |
US9880198B2 (en) * | 2013-02-11 | 2018-01-30 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | High bandwidth signal probe tip |
Also Published As
Publication number | Publication date |
---|---|
JP2006053043A (en) | 2006-02-23 |
US7339386B2 (en) | 2008-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6677773B2 (en) | Testing device for printed circuit boards | |
KR20060136319A (en) | Systems, methods and computer programs for calibrating an automated circuit test system | |
US7339386B2 (en) | Probe, printed circuit board testing device and printed circuit board testing method | |
US8008938B2 (en) | Testing system module | |
JP6570354B2 (en) | Circuit board inspection apparatus and contact check method | |
JP2002122630A (en) | Ic tester adjustment device | |
US7896658B2 (en) | Apparatus and method for adjusting position of electronic component | |
JP4247076B2 (en) | Substrate inspection system and substrate inspection method | |
US7486090B2 (en) | Testing device | |
US20040040008A1 (en) | Determining via placement in the printed circuit board of a wireless test fixture | |
US7281181B2 (en) | Systems, methods and computer programs for calibrating an automated circuit test system | |
JP2002107438A (en) | Calibration device for semiconductor test device | |
JP2003279624A (en) | Electronic component testing equipment | |
JP2005517153A (en) | Apparatus and method for testing circuit boards | |
JP3187208B2 (en) | Component presence detection probe for circuit board inspection machine | |
JP2002039738A (en) | Position shift detecting method and position determining method, and position shift detecting device and position determining device for probe | |
KR102141535B1 (en) | Multi flying probe tester | |
KR200318664Y1 (en) | Pin testing apparatus for a probe card | |
JP2548703Y2 (en) | Circuit board inspection equipment | |
JP2006220552A (en) | Device and method for inspecting printed circuit board | |
JP5477842B2 (en) | Board inspection equipment | |
JP2000277575A (en) | Device and method of inspecting electrical characteristic | |
JPH10197590A (en) | Jig for multiple testing and multi-tester | |
JP4062424B2 (en) | Memory test system and memory test method | |
KR20040096300A (en) | Prober System Improving the Re-Alingment of Needles and the Method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MIYAZAWA, SUSUMU;HARA, MIKIO;KAGIYAMA, SYUJI;AND OTHERS;REEL/FRAME:017308/0588 Effective date: 20051118 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200304 |