US20040164305A1 - Insulated channel field effect transistor with an electric field terminal region - Google Patents
Insulated channel field effect transistor with an electric field terminal region Download PDFInfo
- Publication number
- US20040164305A1 US20040164305A1 US10/781,241 US78124104A US2004164305A1 US 20040164305 A1 US20040164305 A1 US 20040164305A1 US 78124104 A US78124104 A US 78124104A US 2004164305 A1 US2004164305 A1 US 2004164305A1
- Authority
- US
- United States
- Prior art keywords
- terminal region
- transistor
- electric field
- drain
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000005684 electric field Effects 0.000 title claims abstract description 55
- 230000005669 field effect Effects 0.000 title claims abstract description 21
- 239000012212 insulator Substances 0.000 claims abstract description 60
- 239000000758 substrate Substances 0.000 claims abstract description 53
- 238000000034 method Methods 0.000 claims description 7
- 230000004888 barrier function Effects 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 2
- 239000000463 material Substances 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 239000004020 conductor Substances 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 239000012141 concentrate Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000036039 immunity Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 230000001846 repelling effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
- H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
Definitions
- the present invention relates to transistors and more particularly to a field effect transistor have an electric field terminal region.
- a prior art bulk metal oxide semiconductor field effect transistors (MOSFET) 10 includes a source (S), drain (D), and gate (G).
- the gate includes a conductive polysilicon (poly) layer which. is separated from a channel by a thin silicon dioxide insulator (gate oxide) layer.
- MOSFET 10 is an n-channel MOSFET (nMOSFET).
- nMOSFET n-channel MOSFET
- the channel between the source and drain is doped with N type material.
- the source, drain, and doped channel are formed in a p-well, which in turn is formed in a p-substrate, or are formed directly in the p-substrate.
- a prior art silicon on insulator (SOI) n-channel MOSFET 20 (SOI transistor 20 ) includes a source (S), drain (D), and gate (G).
- the gate includes a poly layer, which is separated from the doped channel by a gate oxide layer.
- a p-well is separated from a p-substrate by an oxide insulator 22 .
- SOI transistor 20 is referred to as a partially depleted (PD) SOI transistor because oxide insulator 22 is relatively away from the source and drain.
- a prior art SOI n-channel MOSFET 30 includes a source (S), drain (D), and gate (G) (with a poly layer), a gate oxide layer, and a doped channel.
- an oxide insulator layer 32 is positioned close to the surface of SOI transistor 30 . Insulator layer 32 is adjacent (i.e., very close to or are actually touching) the source and drain.
- SOI transistor 20 is referred to as a fully depleted (FD) SOI transistor because oxide insulator 22 is adjacent to the source and drain and close to the channel.
- the junction capacitance (Cj) of the source and drain are reduced by positioning insulator oxide layer 22 close to the source and drain, so there is little or no pn junction.
- Delta-doped MOSFETs include a doping region under and close to the channel, as shown in C. Wann et al., “A Comparative Study of Advanced MOSFET Concepts,” IEEE Transactions on Electron Devices, Vol. 43, No. 10, October 1996, pp. 1742-1753. As shown in C. Warm et al., p. 1743, the doping region is touching the source and drain. The channel can become contaminated with the doping from the doping region.
- SCE short channel effects
- One cause of SCE in transistors 10 , 20 , and 30 is that electric field lines between the source and the substrate and between the drain and the substrate are spread throughout much of the channel reducing the effective electrical length (Leff) of the channel.
- FIG. 3 illustrates an example of an electric field line E between the source and substrate.
- One cause of SCE in Delta-doped transistors are dopants in the channel. Accordingly, there is a need for a transistor with improved SCE.
- the invention includes a field effect transistor having a substrate, a source, and a drain.
- An electric field terminal region is in the substrate.
- a body is above the electric field terminal region between the source and drain. There is a barrier between the electric field terminal region and the body.
- the invention in another embodiment, includes a field effect transistor having an insulator layer and a body above the insulator layer between a source and a drain.
- a substrate is below the insulator layer.
- a gate is above the body and between the source and drain.
- An electric field terminal region is included in the substrate.
- FIG. 1 is a cross-sectional schematic view of a prior art bulk MOSFET transistor.
- FIG. 2 is a cross-sectional schematic view of a prior art SOI transistor.
- FIG. 3 is a cross-sectional schematic view of a prior art SOI transistor.
- FIG. 4 is a cross-sectional schematic view of an insulated channel field effect transistor with an electric field terminal region according to an embodiment of the invention.
- FIG. 5 is a plan view of the transistor of FIG. 4.
- FIG. 6 is a side view of the transistor of FIG. 4.
- FIG. 7 is a side view of the transistor of FIG. 4 illustrating sections of the electric field terminal region at which terminal ends of fields may be concentrated.
- FIG. 8 is a cross-sectional schematic view of an insulated channel field effect transistor with electric field terminal regions according to an embodiment of the invention.
- FIG. 9 is a cross-sectional schematic view of an insulated channel field effect transistor with a terminal region according to an embodiment of the invention.
- FIG. 10 is plane view of a transistor according to an embodiment of the invention.
- FIG. 11 is a cross-sectional schematic side view of the transistor of FIG. 10 taken at lines 11 - 11 .
- FIG. 12 is a cross-sectional schematic side view of the transistor of FIG. 10 taken at lines 12 - 12 .
- FIG. 13 is a cross-sectional schematic side view of the transistor of FIG. 10 taken at lines 11 - 11 .
- FIG. 14 is a cross-sectional schematic side view of the transistor of FIG. 10 taken at lines 12 - 12 .
- FIG. 15 is a cross-sectional schematic view of two insulated channel field effect transistors with electric field terminal regions according to an embodiment of the invention.
- FIG. 16 is a plan view of transistors according to an embodiment of the invention.
- the present invention includes a transistor having an electric field terminal region in a substrate that concentrates electric fields from the source and drain toward the edges of the transistor channel.
- the electric field terminal region may be a heavily doped p-type material.
- the electric field terminal region may be a heavily doped n-type material.
- the term “terminal” means an end and could be either end of an electric field line.
- the electric field terminal region is applied as a plane adjacent to a relatively flat insulator layer, and is called a terminal plane or ground plane.
- the invention may be used with various types of insulated gate field effect devices (referred to as NFET, pFET, or FET devices) of which a MOSFET is merely an example.
- an embodiment of the invention includes an nFET 50 , which is an insulated channel FET with a p++ electric field terminal region 52 in a substrate 54 (which may be a p-substrate, undoped, or n-doped).
- NFET 50 is referred to as an insulated channel FET because it includes an insulator layer 58 that insulates a channel 62 from terminal region 52 .
- Insulator layer 58 may be a thin dielectric layer, such as silicon oxide, silicon nitride, a polymer, or a combination of insulators, such as oxynitride or any other insulator.
- Insulator layer 58 provides a diffusion barrier for the dopants in p++ terminal region 52 in order not to contaminate the channel region. Accordingly, the channel can remain undoped or intrinsic.
- FET 50 includes a source (S 1 ), drain (D 1 ), and gate (G 1 ) (which includes a conductive material 66 , which may be polysilicon), and a gate insulator layer 68 (which may be silicon dioxide (called gate oxide)).
- Conductive material 66 and gate insulator layer 68 are shown extending slightly over the source/body boundary and drain body boundary, although that is not required. Spacer insulators may be used, but are not illustrated.
- Insulator layer 58 is adjacent source S 1 and drain D 1 , so as to greatly reduce junction capacitance. (In another embodiment of the invention, the insulator layer in the substrate is not adjacent the source and drain and/or the electric field terminal region is not adjacent the insulator layer in the substrate.)
- FET 50 includes a channel 62 and body 64 .
- substrate and body are often used interchangeably.
- the term “body” refers to material between insulator layer 58 and a channel 62 .
- the thickness of the body may change as the thickness of the channel changes.
- substrate refers to material between insulator layer 58 and the bottom 56 of substrate 54 (sometimes called the backside of the device).
- channel 62 may be larger or smaller than that illustrated in FIG. 4.
- Body 64 (and channel 62 ) may be undoped, slightly doped, or heavily doped. However, an advantage of the present invention is that the body and channel may be updoped.
- the threshold voltage can be controlled by controlling the channel thickness (Tsi).
- One way to control the channel thickness is through the spacing between insulator layer 58 and gate insulator layer 68 .
- Transistors according to the present invention may be enhancement or depletion mode devices.
- FIGS. 5 and 6 provide plan and side views of FET 50 .
- gate conductive material 66 and terminal region 52 are both between source S 1 and drain D 1 .
- the combination of an undoped body, insulator layer 58 , and terminal region 52 may give FET 50 close to an ideal super steep well/channel doping profile as compared to a regular bulk MOSFET, which improves SCE.
- the ideal channel doping profile is not achievable in a typical FET device structure because dopant diffusion from the substrate to the channel.
- Terminal region 52 is positioned below the channel and gate area. Terminal region does not extend far underneath the source and drain junctions to minimize junction capacitance (Cj). However, in the illustrated embodiment of FIG. 4, terminal region 52 extends under source S 1 and drain D 1 just enough to terminate the electric field lines from source S 1 and drain D 1 . Terminal region 52 can be extended more under the source and drain if junction capacitance is not a major concern. Insulator layer 58 eliminates or greatly reduces junction leakage between the source and substrate and between the drain and substrate.
- terminal region 52 improves short channel effects (SCE) of FET 50 for the following reasons.
- Terminal region 52 helps improve SCE by allowing a higher aspect ratio.
- Leff is an effective channel length between source and drain
- Tox is the thickness of the gate oxide between the gate and silicon
- D is the depth of the channel depletion region
- Xj is the junction depth of the source and drain.
- SCE refers to a situation in which the gate does not have good control over the channel region. SCE, if present, is decreased (and the gate has more control over the channel) when the aspect ratio is increased.
- Terminal region 52 helps increase Leff by concentrating the electric field lines to near the source and drain, away from much of the channel.
- MOSFET 50 electric field lines between the n+ source S 1 and substrate 54 are directed toward a section of p++ terminal region 52 near source S 1 .
- an electric field line E is shown much nearer the source/body boundary than in prior art FIG. 3.
- electric field lines between the n+ drain D 1 and substrate 54 are directed toward a section of p++ terminal region 52 near drain D 1 .
- section 70 is an example of a section that most of the electric field lines from source S 1 would hit.
- Section 72 is an example of a section that most of the electric field lines from the drain (D) would hit.
- Sections 70 and 72 are shown in dashed lines because they do not necessarily include a different material than the remainder of terminal region 52 .
- the precise locations of sections 70 and 72 depend on various factors including the depth of the source and drain, width between the source and drain, and the doping level of terminal region 52 .
- terminal region 52 concentrates the electrical field lines in sections of terminal region 52 near the source and drain, dramatically reducing the amount of electrical field lines that cover channel 62 . This results in a greater Leff than would be occur without terminal region 52 . Note that it is possible that some of the electric field lines may be through terminal region 52 .
- nFET 76 includes two terminal regions 52 A and 52 B instead of the single terminal region 52 .
- Terminal region 52 also helps improve aspect ratio by decreasing Deff by repelling the depletion region.
- NFET 76 may be less effective than NFET 50 in decreasing Deff.
- An undoped channel improves Vt roll-off, which improves SCE.
- Terminal region 52 may also assist in improved Vt roll-off.
- Drain induced barrier lowering (DIBL) is also improved, which also improves SCE.
- the transistors of the present invention can be more scaleable in, for example, Vt, power supply voltage (Vdd), and/or dimensions.
- NFET 50 may be fabricated.
- insulator layer 58 is implanted into the substrate. (Before insulator layer 58 is implanted, NFET 50 has not been divided between substrate and body.)
- terminal region 52 is implanted into the substrate next to insulator layer 58 .
- the source and drain regions are created. Insulator layer 58 could be implanted after terminal region 52 is implanted, but if that is done, doping form terminal region 52 may diffuse into the body area before insulator layer 58 is implanted. Other methods of fabricating FETs according to the present invention may be used.
- the body is above the electric field terminal region and the substrate is below the electric field terminal region.
- there still may be a barrier where the electric field terminal region is significantly away from the source and drain and channel by being significantly lower than the source and drain with respect to the gate (i.e., the electric field terminal region may be positioned significantly lower than an imaginary line extending between the bottom of the source and the bottom of the drain).
- terminal region 52 extends slightly below the source and drain.
- the terminal regions could extend to a greater extent (including completely) beneath the source and drain. However, doing so would tend to increase the junction capacitance (Cj) of the source and drain. Accordingly, in situations in which it is desirable to keep the junction capacitance low, the fabrication process may involve the terminal region not extending much beneath the source and drain.
- terminal region 52 extends to only directly below the source/body and drain/body boundaries. If given a choice, it may be better to have the terminal region boundary extend slightly below the source or drain, than have it not extend to beneath the source/body boundary or drain/body boundary.
- terminal region 52 Because there may be unintentional variations in the application of the terminal region, it may be better to have a target that is slightly beneath the source or drain (as in FIG. 5) rather than having a target that is exactly below the source/body and drain/body boundaries. That way terminal region 52 will still extend to beneath the source/body and drain/body boundaries, even if the boundary of terminal region 52 is slightly shorter than the target points. In other words, a perfectly self-aligning process is not necessary.
- the potentials of body 64 , terminal region 52 , and substrate 54 may float.
- one or more of body 64 , terminal region 52 , and substrate 54 may be biased to a specific potential.
- substrate 54 may float.
- substrate 54 is biased to Vss (or Vgnd).
- Vdd In the case of a pFET, substrate 54 may be biased to Vdd.
- the bias is illustrated as being applied to backside 56 , but could be applied through a tap or other contact similar to that illustrated in FIGS. 10 - 14 .
- a die 80 includes nFET 50 , taps 84 and 86 , and insulator material 88 .
- the potential of terminal region 52 and body 64 float.
- terminal region 52 and body 64 are coupled to taps 84 and 86 , respectively, and are biased to the potential provided by the taps.
- the terminal region might be at ground.
- the terminal region might be at Vdd.
- the bias applied to the body may make the FET forward biased, reverse biased, or zero biased.
- FIGS. 11 and 12 show cross sections NFET 50 taken along lines 11 - 11 and 12 - 12 , respectively.
- substrate 54 may float or be biased.
- FIGS. 13 and 14 are similar to FIGS. 11 and 12, except that terminal region 52 and body 64 are shared by more than one transistor (such as transistors T 1 and T 3 in FIG. 16).
- a transistor according to the present invention may be a pFET.
- a chip 100 includes NFET device 50 and a pFET device 104 .
- Insulator layer 58 extends beneath transistors 50 and 104 (alternatively, there could be separate insulating layers).
- An n++ electric field terminal region 112 is formed in substrate 54 (but could be formed in a well). Terminal region 112 and a body 114 may float or be biased. If terminal region 112 is formed in a well, the well may be biased or float.
- PFET 104 may include two terminal regions (similar to that shown in FIG. 8), rather than merely one (terminal region 112 ) as shown in FIG. 15.
- FIG. 16 illustrates a die 120 that includes transistors T 1 , T 2 , T 3 , and T 4 , as well as a variety of other transistors and components not shown.
- Transistors T 1 and T 3 may share a body and/or a terminal region.
- Transistor T 1 and T 3 could share a terminal region, but junction capacitance may increase to an intolerable level.
- Transistors T 2 and T 4 may share a body and/or a terminal region.
- Taps 124 and 126 may be used to bias a substrate, body, or terminal region. More than one tap may be used (as shown in FIG. 10).
- Terminal region 52 may have a p++ doping that is greater than 10 ⁇ 20 cm ⁇ 3 .
- Insulator layer 58 may be thinner that gate insulator layer 64 .
- the back oxide effective thickness (Tbox) may be about 2 to 2.5 nanometers (nm).
- An undoped intrinsic channel region may have a channel thickness (Tsi) of about 20 nm.
- the insulated channel MOSFET has close to the ideal subthreshold swing slope of about 60 mV per decade at room temperature. (That understanding may change with further research.) This is mainly due to its undoped and fully depleted channel.
- these numbers are merely examples, and transistors according to the present invention may have these parameters with greater or lesser values.
- the source and drain may be very heavily doped or have a lesser doping level (such as is commonly used).
- a thin gate oxide layer may be used to have good drive and minimal SCE. Whether a p or n-type substrate is used, the devices can be formed in p and/or n wells.
- the threshold voltage may be set by the thickness of the channel (Tsi) rather than by channel doping or a combination of the thickness and channel doping.
- External resistance (Rext) and series resistance may increase if the source and drain junctions become more shallow due to insulating layer 58 being set closer to gate insulator 68 (yielding a smaller Tsi).
- a mobility enhancement technique such as SiGe source/drain and/or raised source/drain structures or other techniques may be used to lower the series resistance.
- Insulator layer 58 may help with soft error immunity.
- insulator layer 58 may help with self-heating.
- a fully depleted SOI MOSFET is costly.
- the present transistor structure does not need a SOI wafer supply and SOI type processing.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
Abstract
In one embodiment, the invention includes a field effect transistor having a substrate, a source, and a drain. An electric field terminal region is lower than the source and drain and is in the substrate. A body is above the electric field terminal region between the source and drain. In another embodiment, the invention includes a field effect transistor having an insulator layer and a body above the insulator layer between a source and a drain. A substrate is below the insulator layer. A gate is above the body and between the source and drain. An electric field terminal region is included in the substrate. The body may be undoped and the threshold voltage be set by setting the distance between the insulator layer and a gate insulator. The body, substrate, and electric field terminal region may float or one or more of them may be biased.
Description
- 1. Technical Field of the Invention
- The present invention relates to transistors and more particularly to a field effect transistor have an electric field terminal region.
- 2. Background Art
- Referring to FIG. 1, a prior art bulk metal oxide semiconductor field effect transistors (MOSFET)10 includes a source (S), drain (D), and gate (G). The gate includes a conductive polysilicon (poly) layer which. is separated from a channel by a thin silicon dioxide insulator (gate oxide) layer.
MOSFET 10 is an n-channel MOSFET (nMOSFET). Typically, the channel between the source and drain is doped with N type material. The source, drain, and doped channel are formed in a p-well, which in turn is formed in a p-substrate, or are formed directly in the p-substrate. - Referring to FIG. 2, a prior art silicon on insulator (SOI) n-channel MOSFET20 (SOI transistor 20) includes a source (S), drain (D), and gate (G). The gate includes a poly layer, which is separated from the doped channel by a gate oxide layer. A p-well is separated from a p-substrate by an
oxide insulator 22.SOI transistor 20 is referred to as a partially depleted (PD) SOI transistor becauseoxide insulator 22 is relatively away from the source and drain. - Referring to FIG. 3, a prior art SOI n-
channel MOSFET 30 includes a source (S), drain (D), and gate (G) (with a poly layer), a gate oxide layer, and a doped channel. In contrast toSOI transistor 20, anoxide insulator layer 32 is positioned close to the surface ofSOI transistor 30.Insulator layer 32 is adjacent (i.e., very close to or are actually touching) the source and drain.SOI transistor 20 is referred to as a fully depleted (FD) SOI transistor becauseoxide insulator 22 is adjacent to the source and drain and close to the channel. The junction capacitance (Cj) of the source and drain are reduced by positioninginsulator oxide layer 22 close to the source and drain, so there is little or no pn junction. - Delta-doped MOSFETs include a doping region under and close to the channel, as shown in C. Wann et al., “A Comparative Study of Advanced MOSFET Concepts,” IEEE Transactions on Electron Devices, Vol. 43, No. 10, October 1996, pp. 1742-1753. As shown in C. Warm et al., p. 1743, the doping region is touching the source and drain. The channel can become contaminated with the doping from the doping region.
- Each of these transistors suffers from short channel effects (SCE). One cause of SCE in
transistors - In one embodiment, the invention includes a field effect transistor having a substrate, a source, and a drain. An electric field terminal region is in the substrate. A body is above the electric field terminal region between the source and drain. There is a barrier between the electric field terminal region and the body.
- In another embodiment, the invention includes a field effect transistor having an insulator layer and a body above the insulator layer between a source and a drain. A substrate is below the insulator layer. A gate is above the body and between the source and drain. An electric field terminal region is included in the substrate.
- The invention will be understood more fully from the detailed description given below and from the accompanying drawings of embodiments of the invention which, however, should not be taken to limit the invention to the specific embodiments described, but are for explanation and understanding only.
- FIG. 1 is a cross-sectional schematic view of a prior art bulk MOSFET transistor.
- FIG. 2 is a cross-sectional schematic view of a prior art SOI transistor.
- FIG. 3 is a cross-sectional schematic view of a prior art SOI transistor.
- FIG. 4 is a cross-sectional schematic view of an insulated channel field effect transistor with an electric field terminal region according to an embodiment of the invention.
- FIG. 5 is a plan view of the transistor of FIG. 4.
- FIG. 6 is a side view of the transistor of FIG. 4.
- FIG. 7 is a side view of the transistor of FIG. 4 illustrating sections of the electric field terminal region at which terminal ends of fields may be concentrated.
- FIG. 8 is a cross-sectional schematic view of an insulated channel field effect transistor with electric field terminal regions according to an embodiment of the invention.
- FIG. 9 is a cross-sectional schematic view of an insulated channel field effect transistor with a terminal region according to an embodiment of the invention.
- FIG. 10 is plane view of a transistor according to an embodiment of the invention.
- FIG. 11 is a cross-sectional schematic side view of the transistor of FIG. 10 taken at lines11-11.
- FIG. 12 is a cross-sectional schematic side view of the transistor of FIG. 10 taken at lines12-12.
- FIG. 13 is a cross-sectional schematic side view of the transistor of FIG. 10 taken at lines11-11.
- FIG. 14 is a cross-sectional schematic side view of the transistor of FIG. 10 taken at lines12-12.
- FIG. 15 is a cross-sectional schematic view of two insulated channel field effect transistors with electric field terminal regions according to an embodiment of the invention.
- FIG. 16 is a plan view of transistors according to an embodiment of the invention.
- The present invention includes a transistor having an electric field terminal region in a substrate that concentrates electric fields from the source and drain toward the edges of the transistor channel. In the case of an n-channel field effect transistor (NFET) device, the electric field terminal region may be a heavily doped p-type material. In the case of a p-channel field effect transistor (pFET) device, the electric field terminal region may be a heavily doped n-type material. The term “terminal” means an end and could be either end of an electric field line. In some embodiments of the invention, the electric field terminal region is applied as a plane adjacent to a relatively flat insulator layer, and is called a terminal plane or ground plane. The invention may be used with various types of insulated gate field effect devices (referred to as NFET, pFET, or FET devices) of which a MOSFET is merely an example.
- Referring to FIG. 4, an embodiment of the invention includes an
nFET 50, which is an insulated channel FET with a p++ electricfield terminal region 52 in a substrate 54 (which may be a p-substrate, undoped, or n-doped). NFET 50 is referred to as an insulated channel FET because it includes aninsulator layer 58 that insulates achannel 62 fromterminal region 52.Insulator layer 58 may be a thin dielectric layer, such as silicon oxide, silicon nitride, a polymer, or a combination of insulators, such as oxynitride or any other insulator.Insulator layer 58 provides a diffusion barrier for the dopants in p++terminal region 52 in order not to contaminate the channel region. Accordingly, the channel can remain undoped or intrinsic.FET 50 includes a source (S1), drain (D1), and gate (G1) (which includes aconductive material 66, which may be polysilicon), and a gate insulator layer 68 (which may be silicon dioxide (called gate oxide)).Conductive material 66 andgate insulator layer 68 are shown extending slightly over the source/body boundary and drain body boundary, although that is not required. Spacer insulators may be used, but are not illustrated.Insulator layer 58 is adjacent source S1 and drain D1, so as to greatly reduce junction capacitance. (In another embodiment of the invention, the insulator layer in the substrate is not adjacent the source and drain and/or the electric field terminal region is not adjacent the insulator layer in the substrate.) -
FET 50 includes achannel 62 andbody 64. The terms substrate and body are often used interchangeably. However, in the present disclosure, the term “body” refers to material betweeninsulator layer 58 and achannel 62. The thickness of the body may change as the thickness of the channel changes. The term “substrate” refers to material betweeninsulator layer 58 and the bottom 56 of substrate 54 (sometimes called the backside of the device). Depending on factors including the depths of the source and drain and the voltages applied,channel 62 may be larger or smaller than that illustrated in FIG. 4. Body 64 (and channel 62) may be undoped, slightly doped, or heavily doped. However, an advantage of the present invention is that the body and channel may be updoped. Doping is typically done to control the threshold voltage (Vt). However, inFET 50, the threshold voltage can be controlled by controlling the channel thickness (Tsi). One way to control the channel thickness is through the spacing betweeninsulator layer 58 andgate insulator layer 68. Transistors according to the present invention may be enhancement or depletion mode devices. - FIGS. 5 and 6 provide plan and side views of
FET 50. - As used herein, the term “above” and similar terms and “below” and similar terms are made with respect an orientation in which gate G1 is above
insulator layer 58, andterminal region 52 is belowinsulator layer 58, regardless of a gravitational orientation. The term “between” means some substantial portion of an object is between two other objects. For example, gateconductive material 66 andterminal region 52 are both between source S1 and drain D1. - The combination of an undoped body,
insulator layer 58, andterminal region 52 may giveFET 50 close to an ideal super steep well/channel doping profile as compared to a regular bulk MOSFET, which improves SCE. The ideal channel doping profile is not achievable in a typical FET device structure because dopant diffusion from the substrate to the channel.Terminal region 52 is positioned below the channel and gate area. Terminal region does not extend far underneath the source and drain junctions to minimize junction capacitance (Cj). However, in the illustrated embodiment of FIG. 4,terminal region 52 extends under source S1 and drain D1 just enough to terminate the electric field lines from source S1 and drain D1.Terminal region 52 can be extended more under the source and drain if junction capacitance is not a major concern.Insulator layer 58 eliminates or greatly reduces junction leakage between the source and substrate and between the drain and substrate. - It is believed that
terminal region 52 improves short channel effects (SCE) ofFET 50 for the following reasons.Terminal region 52 helps improve SCE by allowing a higher aspect ratio. Aspect ratio is the ratio of the lateral device dimension (effective channel length) to vertical dimension (a combination of oxide thickness, junction depth, and channel depletion width with equal weight). More particularly, the aspect ratio of a FET is defined in equation (1) below: - where Leff is an effective channel length between source and drain, Tox is the thickness of the gate oxide between the gate and silicon, D is the depth of the channel depletion region, and Xj is the junction depth of the source and drain. SCE refers to a situation in which the gate does not have good control over the channel region. SCE, if present, is decreased (and the gate has more control over the channel) when the aspect ratio is increased.
-
Terminal region 52 helps increase Leff by concentrating the electric field lines to near the source and drain, away from much of the channel. InMOSFET 50, electric field lines between the n+ source S1 andsubstrate 54 are directed toward a section of p++terminal region 52 near source S1. In FIG. 4, an electric field line E is shown much nearer the source/body boundary than in prior art FIG. 3. Likewise, electric field lines between the n+ drain D1 andsubstrate 54 are directed toward a section of p++terminal region 52 near drain D1. Referring to FIG. 5, section 70 is an example of a section that most of the electric field lines from source S1 would hit. Section 72 is an example of a section that most of the electric field lines from the drain (D) would hit. Sections 70 and 72 are shown in dashed lines because they do not necessarily include a different material than the remainder ofterminal region 52. The precise locations of sections 70 and 72 depend on various factors including the depth of the source and drain, width between the source and drain, and the doping level ofterminal region 52. In effect,terminal region 52 concentrates the electrical field lines in sections ofterminal region 52 near the source and drain, dramatically reducing the amount of electrical field lines that coverchannel 62. This results in a greater Leff than would be occur withoutterminal region 52. Note that it is possible that some of the electric field lines may be throughterminal region 52. - Referring to FIG. 8, in an alternative embodiment,
nFET 76 includes twoterminal regions terminal region 52. -
Terminal region 52 also helps improve aspect ratio by decreasing Deff by repelling the depletion region.NFET 76 may be less effective than NFET 50 in decreasing Deff. - An undoped channel improves Vt roll-off, which improves SCE.
Terminal region 52 may also assist in improved Vt roll-off. Drain induced barrier lowering (DIBL) is also improved, which also improves SCE. - With improved SCE, the transistors of the present invention can be more scaleable in, for example, Vt, power supply voltage (Vdd), and/or dimensions.
- The following describes one method by which NFET50 may be fabricated. First,
insulator layer 58 is implanted into the substrate. (Beforeinsulator layer 58 is implanted,NFET 50 has not been divided between substrate and body.) Next,terminal region 52 is implanted into the substrate next toinsulator layer 58. Next, the source and drain regions are created.Insulator layer 58 could be implanted afterterminal region 52 is implanted, but if that is done, dopingform terminal region 52 may diffuse into the body area beforeinsulator layer 58 is implanted. Other methods of fabricating FETs according to the present invention may be used. If an insulator layer is not used, the body is above the electric field terminal region and the substrate is below the electric field terminal region. Where there is no insulator layer, depending on various factors, there still may be a barrier where the electric field terminal region is significantly away from the source and drain and channel by being significantly lower than the source and drain with respect to the gate (i.e., the electric field terminal region may be positioned significantly lower than an imaginary line extending between the bottom of the source and the bottom of the drain). - As noted, in FIG. 4, a portion of
terminal region 52 extends slightly below the source and drain. The terminal regions could extend to a greater extent (including completely) beneath the source and drain. However, doing so would tend to increase the junction capacitance (Cj) of the source and drain. Accordingly, in situations in which it is desirable to keep the junction capacitance low, the fabrication process may involve the terminal region not extending much beneath the source and drain. For example, in FIG. 9, inNFET 78,terminal region 52 extends to only directly below the source/body and drain/body boundaries. If given a choice, it may be better to have the terminal region boundary extend slightly below the source or drain, than have it not extend to beneath the source/body boundary or drain/body boundary. Because there may be unintentional variations in the application of the terminal region, it may be better to have a target that is slightly beneath the source or drain (as in FIG. 5) rather than having a target that is exactly below the source/body and drain/body boundaries. Thatway terminal region 52 will still extend to beneath the source/body and drain/body boundaries, even if the boundary ofterminal region 52 is slightly shorter than the target points. In other words, a perfectly self-aligning process is not necessary. - The potentials of
body 64,terminal region 52, andsubstrate 54 may float. Alternatively, one or more ofbody 64,terminal region 52, andsubstrate 54 may be biased to a specific potential. For example, in FIG. 4,substrate 54 may float. In FIG. 9,substrate 54 is biased to Vss (or Vgnd). In the case of a pFET,substrate 54 may be biased to Vdd. In FIG. 9, the bias is illustrated as being applied tobackside 56, but could be applied through a tap or other contact similar to that illustrated in FIGS. 10-14. - Referring to FIG. 10, a
die 80 includesnFET 50, taps 84 and 86, andinsulator material 88. In FIG. 4, the potential ofterminal region 52 andbody 64 float. In FIG. 10,terminal region 52 andbody 64 are coupled totaps terminal region 52 or onlybody 64 might be coupled to the tap. In the embodiment of FIG. 10,substrate 54 may float or be biased. FIGS. 13 and 14 are similar to FIGS. 11 and 12, except thatterminal region 52 andbody 64 are shared by more than one transistor (such as transistors T1 and T3 in FIG. 16). - A transistor according to the present invention may be a pFET. Referring to FIG. 15, a
chip 100 includesNFET device 50 and apFET device 104.Insulator layer 58 extends beneathtransistors 50 and 104 (alternatively, there could be separate insulating layers). An n++ electricfield terminal region 112 is formed in substrate 54 (but could be formed in a well).Terminal region 112 and abody 114 may float or be biased. Ifterminal region 112 is formed in a well, the well may be biased or float.PFET 104 may include two terminal regions (similar to that shown in FIG. 8), rather than merely one (terminal region 112) as shown in FIG. 15. - FIG. 16 illustrates a die120 that includes transistors T1, T2, T3, and T4, as well as a variety of other transistors and components not shown. Transistors T1 and T3 may share a body and/or a terminal region. Transistor T1 and T3 could share a terminal region, but junction capacitance may increase to an intolerable level. Transistors T2 and T4 may share a body and/or a terminal region.
Taps - Additional Information and Embodiments
- The various figures are schematic in nature. For example, the sizes of the various components are not to relative scale or intended to precisely illustrate actual shapes.
- Merely as examples, the following dimensions may be used, although the components may have various other smaller or larger dimensions.
Terminal region 52 may have a p++ doping that is greater than 10−20 cm−3.Insulator layer 58 may be thinner thatgate insulator layer 64. The back oxide effective thickness (Tbox) may be about 2 to 2.5 nanometers (nm). An undoped intrinsic channel region may have a channel thickness (Tsi) of about 20 nm. As presently understood, the insulated channel MOSFET has close to the ideal subthreshold swing slope of about 60 mV per decade at room temperature. (That understanding may change with further research.) This is mainly due to its undoped and fully depleted channel. However, these numbers are merely examples, and transistors according to the present invention may have these parameters with greater or lesser values. - The source and drain may be very heavily doped or have a lesser doping level (such as is commonly used). A thin gate oxide layer may be used to have good drive and minimal SCE. Whether a p or n-type substrate is used, the devices can be formed in p and/or n wells.
- As mentioned, the threshold voltage may be set by the thickness of the channel (Tsi) rather than by channel doping or a combination of the thickness and channel doping. External resistance (Rext) and series resistance may increase if the source and drain junctions become more shallow due to insulating
layer 58 being set closer to gate insulator 68 (yielding a smaller Tsi). A mobility enhancement technique such as SiGe source/drain and/or raised source/drain structures or other techniques may be used to lower the series resistance. -
Insulator layer 58 may help with soft error immunity. - Keeping
insulator layer 58 very thin may help with self-heating. - A fully depleted SOI MOSFET is costly. The present transistor structure does not need a SOI wafer supply and SOI type processing.
- If the specification states a component, feature, structure, or characteristic “may”, “might”, or “could” be included, that particular component, feature, structure, or characteristic is not required to be included. Reference in the specification to “an embodiment” or “one embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least some embodiments, but not necessarily all embodiments, of the invention. The various appearances “an embodiment” or “one embodiment” are not necessarily all referring to the same embodiments.
- Those skilled in the art having the benefit of this disclosure will appreciate that many other variations from the foregoing description and drawings may be made within the scope of the present invention. Accordingly, it is the following claims including any amendments thereto that define the scope of the invention.
Claims (26)
1. A field effect transistor, comprising:
a substrate;
a source and a drain;
an electric field terminal region in the substrate; and
a body above the electric field terminal region between the source and drain, wherein there is a barrier between the electric field terminal region and the body.
2. The transistor of claim 1 , wherein the barrier is an insulator layer between the body and the electric field terminal region.
3. The transistor of claim 1 , wherein the body is undoped.
4. A field effect transistor, comprising:
an insulator layer;
a body above the insulator layer between a source and a drain;
a substrate below the insulator layer;
a gate above the body and between the source and drain, the gate having a length; and
an electric field terminal region in the substrate.
5. The transistor of claim 4 , wherein the body is undoped.
6. The transistor of claim 4 , wherein the body is lightly doped.
7. The transistor of claim 4 , wherein a channel is formed in the body between the source and drain when certain voltages are applied to the source, gate, and drain, and the channel is undoped.
8. The transistor of claim 4 , wherein a threshold voltage is set by a distance between the insulator layer and a gate insulator.
9. The transistor of claim 4 , wherein the body floats.
10. The transistor of claim 4 , wherein the body is biased.
11. The transistor of claim 4 , wherein the electric field terminal region floats.
12. The transistor of claim 4 , wherein the electric field terminal region is biased.
13. The transistor of claim 4 , wherein the substrate floats.
14. The transistor of claim 4 , wherein the substrate is biased.
15. The transistor of claim 4 , wherein the electric field terminal region extends beneath essentially the entire length of the gate.
16. The transistor of claim 4 , wherein the electric field terminal region extends beneath only a portion of the gate and another electric field terminal region extends beneath another portion of the gate.
17. The transistor of claim 4 , wherein the transistor is a pMOSFET.
18. The transistor of claim 4 , wherein the transistor is an nMOSFET.
19. The transistor of claim 4 , wherein the electric field terminal region extends partially under the source and drain.
20. A die comprising:
first and second field effect transistors each including:
(a) a substrate;
(b) an electric field terminal region in the substrate.
(c) a source and a drain; and
(d) a body above the electric field terminal region between the source and drain.
21. The die of claim 20 , further comprising an insulator layer between the substrate and body.
22. The die of claim 20 , wherein the insulator layer is shared by the first and second field effect transistor.
23. The die of claim 20 , wherein the body is shared by the first and second field effect transistors.
24. The die of claim 20 , wherein the electric field terminal region is shared by the first and second field effect transistors.
25. A method of fabricating a field effect transistor, comprising:
implanting an insulator layer into a substrate separating a body from the remainder of the substrate;
implanting an electric field terminating region into the substrate;
forming a source and a drain.
26. The method of claim 25 , wherein the insulator layer is implanted before the electric field terminating region is implanted.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/781,241 US20040164305A1 (en) | 1998-10-02 | 2004-02-17 | Insulated channel field effect transistor with an electric field terminal region |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/165,483 US6734498B2 (en) | 1998-10-02 | 1998-10-02 | Insulated channel field effect transistor with an electric field terminal region |
US10/781,241 US20040164305A1 (en) | 1998-10-02 | 2004-02-17 | Insulated channel field effect transistor with an electric field terminal region |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/165,483 Continuation US6734498B2 (en) | 1998-10-02 | 1998-10-02 | Insulated channel field effect transistor with an electric field terminal region |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040164305A1 true US20040164305A1 (en) | 2004-08-26 |
Family
ID=22599089
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/165,483 Expired - Lifetime US6734498B2 (en) | 1998-10-02 | 1998-10-02 | Insulated channel field effect transistor with an electric field terminal region |
US10/781,241 Abandoned US20040164305A1 (en) | 1998-10-02 | 2004-02-17 | Insulated channel field effect transistor with an electric field terminal region |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/165,483 Expired - Lifetime US6734498B2 (en) | 1998-10-02 | 1998-10-02 | Insulated channel field effect transistor with an electric field terminal region |
Country Status (6)
Country | Link |
---|---|
US (2) | US6734498B2 (en) |
EP (2) | EP1135805A4 (en) |
AU (1) | AU5927799A (en) |
DE (1) | DE69936899T2 (en) |
TW (1) | TW486730B (en) |
WO (1) | WO2000021137A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080290415A1 (en) * | 2007-05-21 | 2008-11-27 | Gen Okazaki | Semiconductor device and method for fabricating the same |
EP2479793A1 (en) * | 2011-01-24 | 2012-07-25 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Method for manufacturing a field-effect device with low junction capacitance |
EP2479792A1 (en) * | 2011-01-24 | 2012-07-25 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Field-effect device provided with a slimmer counter-electrode and manufacturing method. |
DE102018209424B4 (en) | 2017-07-13 | 2023-01-05 | Globalfoundries U.S. Inc. | Substrate biased semiconductor device structure in SOI-FET technology |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020003246A (en) * | 2000-03-10 | 2002-01-10 | 구사마 사부로 | Electrooptical device and electronic device |
US6476448B2 (en) * | 2001-01-12 | 2002-11-05 | United Microelectronics Corp. | Front stage process of a fully depleted silicon-on-insulator device and a structure thereof |
US7061049B2 (en) * | 2001-06-12 | 2006-06-13 | Kabushiki Kaisha Toshiba | Semiconductor device using SOI device and semiconductor integrated circuit using the semiconductor device |
US6967154B2 (en) | 2002-08-26 | 2005-11-22 | Micron Technology, Inc. | Enhanced atomic layer deposition |
JP2005116623A (en) * | 2003-10-03 | 2005-04-28 | Nec Electronics Corp | Semiconductor device and manufacturing method thereof |
US7123500B2 (en) * | 2003-12-30 | 2006-10-17 | Intel Corporation | 1P1N 2T gain cell |
CA2567156A1 (en) * | 2004-05-17 | 2006-07-20 | Cambrios Technology Corp. | Biofabrication of transistors including field effect transistors |
US7985633B2 (en) * | 2007-10-30 | 2011-07-26 | International Business Machines Corporation | Embedded DRAM integrated circuits with extremely thin silicon-on-insulator pass transistors |
FR2961015B1 (en) | 2010-06-03 | 2012-07-06 | Commissariat Energie Atomique | COMPACT FIELD EFFECT TRANSISTOR WITH COUNTER-ELECTRODE AND METHOD OF MAKING SAME |
US20130307075A1 (en) * | 2012-05-15 | 2013-11-21 | International Business Machines Corporation | Crystalline thin-film transistors and methods of forming same |
US9093548B2 (en) | 2012-06-06 | 2015-07-28 | International Business Machines Corporation | Thin film hybrid junction field effect transistor |
CN108133963B (en) * | 2017-12-21 | 2020-09-01 | 南京溧水高新创业投资管理有限公司 | Field effect transistor and manufacturing method thereof |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4763183A (en) * | 1984-08-01 | 1988-08-09 | American Telephone And Telegraph Co., At&T Bell Laboratories | Semiconductor-on-insulator (SOI) devices and SOI IC fabrication method |
US4885618A (en) * | 1986-03-24 | 1989-12-05 | General Motors Corporation | Insulated gate FET having a buried insulating barrier |
US4970053A (en) * | 1986-07-11 | 1990-11-13 | Beckman Instruments, Inc. | Reagent cartridge |
US5166084A (en) * | 1991-09-03 | 1992-11-24 | Motorola, Inc. | Process for fabricating a silicon on insulator field effect transistor |
US5294821A (en) * | 1990-10-09 | 1994-03-15 | Seiko Epson Corporation | Thin-film SOI semiconductor device having heavily doped diffusion regions beneath the channels of transistors |
US5296727A (en) * | 1990-08-24 | 1994-03-22 | Fujitsu Limited | Double gate FET and process for manufacturing same |
US5349228A (en) * | 1991-12-27 | 1994-09-20 | Purdue Research Foundation | Dual-gated semiconductor-on-insulator field effect transistor |
US5359219A (en) * | 1992-12-04 | 1994-10-25 | Texas Instruments Incorporated | Silicon on insulator device comprising improved substrate doping |
US5426315A (en) * | 1993-10-04 | 1995-06-20 | Motorola Inc. | Thin-film transistor having an inlaid thin-film channel region |
US5461250A (en) * | 1992-08-10 | 1995-10-24 | International Business Machines Corporation | SiGe thin film or SOI MOSFET and method for making the same |
US5621239A (en) * | 1990-11-05 | 1997-04-15 | Fujitsu Limited | SOI device having a buried layer of reduced resistivity |
US5684318A (en) * | 1993-05-28 | 1997-11-04 | U.S. Philips Corporation | Electronic devices with thin-film circuit elements forming a sampling circuit |
US5760442A (en) * | 1994-09-29 | 1998-06-02 | Kabushiki Kaisha Toshiba | Semiconductor device of a silicon on insulator metal-insulator type with a concave feature |
US5807772A (en) * | 1992-06-09 | 1998-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Method for forming semiconductor device with bottom gate connected to source or drain |
US5889302A (en) * | 1997-04-21 | 1999-03-30 | Advanced Micro Devices, Inc. | Multilayer floating gate field effect transistor structure for use in integrated circuit devices |
US5976926A (en) * | 1996-11-12 | 1999-11-02 | Micron Technology, Inc. | Static memory cell and method of manufacturing a static memory cell |
US5981345A (en) * | 1996-12-14 | 1999-11-09 | Electronics And Telecommunications Research Institute | Si/SiGe MOSFET and method for fabricating the same |
US6043535A (en) * | 1997-08-29 | 2000-03-28 | Texas Instruments Incorporated | Self-aligned implant under transistor gate |
US6054734A (en) * | 1996-07-26 | 2000-04-25 | Sony Corporation | Non-volatile memory cell having dual gate electrodes |
US6100567A (en) * | 1998-06-11 | 2000-08-08 | Sun Microsystems, Inc. | Tunable threshold SOI device using back gate and intrinsic channel region |
US6198134B1 (en) * | 1993-07-05 | 2001-03-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a common substrate bias |
US6249027B1 (en) * | 1998-06-08 | 2001-06-19 | Sun Microsystems, Inc. | Partially depleted SOI device having a dedicated single body bias means |
US6248626B1 (en) * | 1998-05-04 | 2001-06-19 | International Business Machines Corporation | Floating back gate electrically erasable programmable read-only memory (EEPROM) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH077826B2 (en) * | 1983-08-25 | 1995-01-30 | 忠弘 大見 | Semiconductor integrated circuit |
JPH02210871A (en) * | 1989-02-09 | 1990-08-22 | Fujitsu Ltd | Semiconductor device |
JPH0832040A (en) * | 1994-07-14 | 1996-02-02 | Nec Corp | Semiconductor device |
-
1998
- 1998-10-02 US US09/165,483 patent/US6734498B2/en not_active Expired - Lifetime
-
1999
- 1999-09-16 WO PCT/US1999/021540 patent/WO2000021137A1/en not_active Application Discontinuation
- 1999-09-16 DE DE69936899T patent/DE69936899T2/en not_active Expired - Lifetime
- 1999-09-16 EP EP99946984A patent/EP1135805A4/en not_active Ceased
- 1999-09-16 AU AU59277/99A patent/AU5927799A/en not_active Abandoned
- 1999-09-16 EP EP05023953A patent/EP1624486B1/en not_active Expired - Lifetime
- 1999-10-02 TW TW088117006A patent/TW486730B/en not_active IP Right Cessation
-
2004
- 2004-02-17 US US10/781,241 patent/US20040164305A1/en not_active Abandoned
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4763183A (en) * | 1984-08-01 | 1988-08-09 | American Telephone And Telegraph Co., At&T Bell Laboratories | Semiconductor-on-insulator (SOI) devices and SOI IC fabrication method |
US4885618A (en) * | 1986-03-24 | 1989-12-05 | General Motors Corporation | Insulated gate FET having a buried insulating barrier |
US4970053A (en) * | 1986-07-11 | 1990-11-13 | Beckman Instruments, Inc. | Reagent cartridge |
US5296727A (en) * | 1990-08-24 | 1994-03-22 | Fujitsu Limited | Double gate FET and process for manufacturing same |
US5294821A (en) * | 1990-10-09 | 1994-03-15 | Seiko Epson Corporation | Thin-film SOI semiconductor device having heavily doped diffusion regions beneath the channels of transistors |
US5621239A (en) * | 1990-11-05 | 1997-04-15 | Fujitsu Limited | SOI device having a buried layer of reduced resistivity |
US5166084A (en) * | 1991-09-03 | 1992-11-24 | Motorola, Inc. | Process for fabricating a silicon on insulator field effect transistor |
US5349228A (en) * | 1991-12-27 | 1994-09-20 | Purdue Research Foundation | Dual-gated semiconductor-on-insulator field effect transistor |
US5807772A (en) * | 1992-06-09 | 1998-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Method for forming semiconductor device with bottom gate connected to source or drain |
US5461250A (en) * | 1992-08-10 | 1995-10-24 | International Business Machines Corporation | SiGe thin film or SOI MOSFET and method for making the same |
US5359219A (en) * | 1992-12-04 | 1994-10-25 | Texas Instruments Incorporated | Silicon on insulator device comprising improved substrate doping |
US5684318A (en) * | 1993-05-28 | 1997-11-04 | U.S. Philips Corporation | Electronic devices with thin-film circuit elements forming a sampling circuit |
US6198134B1 (en) * | 1993-07-05 | 2001-03-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a common substrate bias |
US5426315A (en) * | 1993-10-04 | 1995-06-20 | Motorola Inc. | Thin-film transistor having an inlaid thin-film channel region |
US5760442A (en) * | 1994-09-29 | 1998-06-02 | Kabushiki Kaisha Toshiba | Semiconductor device of a silicon on insulator metal-insulator type with a concave feature |
US6054734A (en) * | 1996-07-26 | 2000-04-25 | Sony Corporation | Non-volatile memory cell having dual gate electrodes |
US5976926A (en) * | 1996-11-12 | 1999-11-02 | Micron Technology, Inc. | Static memory cell and method of manufacturing a static memory cell |
US5981345A (en) * | 1996-12-14 | 1999-11-09 | Electronics And Telecommunications Research Institute | Si/SiGe MOSFET and method for fabricating the same |
US5889302A (en) * | 1997-04-21 | 1999-03-30 | Advanced Micro Devices, Inc. | Multilayer floating gate field effect transistor structure for use in integrated circuit devices |
US6043535A (en) * | 1997-08-29 | 2000-03-28 | Texas Instruments Incorporated | Self-aligned implant under transistor gate |
US6248626B1 (en) * | 1998-05-04 | 2001-06-19 | International Business Machines Corporation | Floating back gate electrically erasable programmable read-only memory (EEPROM) |
US6249027B1 (en) * | 1998-06-08 | 2001-06-19 | Sun Microsystems, Inc. | Partially depleted SOI device having a dedicated single body bias means |
US6100567A (en) * | 1998-06-11 | 2000-08-08 | Sun Microsystems, Inc. | Tunable threshold SOI device using back gate and intrinsic channel region |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080290415A1 (en) * | 2007-05-21 | 2008-11-27 | Gen Okazaki | Semiconductor device and method for fabricating the same |
US7825482B2 (en) * | 2007-05-21 | 2010-11-02 | Panasonic Corporation | Semiconductor device and method for fabricating the same |
EP2479793A1 (en) * | 2011-01-24 | 2012-07-25 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Method for manufacturing a field-effect device with low junction capacitance |
EP2479792A1 (en) * | 2011-01-24 | 2012-07-25 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Field-effect device provided with a slimmer counter-electrode and manufacturing method. |
FR2970811A1 (en) * | 2011-01-24 | 2012-07-27 | Commissariat Energie Atomique | FIELD EFFECT DEVICE HAVING AN AMINOUS CONTREELECTRODE AND METHOD OF MAKING |
FR2970812A1 (en) * | 2011-01-24 | 2012-07-27 | Commissariat Energie Atomique | FIELD EFFECT DEVICE WITH LOW JUNCTION CAPACITY |
US8722499B2 (en) | 2011-01-24 | 2014-05-13 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Method for fabricating a field effect device with weak junction capacitance |
US9123814B2 (en) | 2011-01-24 | 2015-09-01 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Field effect device provided with a thinned counter-electrode and method for fabricating |
DE102018209424B4 (en) | 2017-07-13 | 2023-01-05 | Globalfoundries U.S. Inc. | Substrate biased semiconductor device structure in SOI-FET technology |
Also Published As
Publication number | Publication date |
---|---|
EP1624486A1 (en) | 2006-02-08 |
WO2000021137A1 (en) | 2000-04-13 |
TW486730B (en) | 2002-05-11 |
DE69936899D1 (en) | 2007-09-27 |
US6734498B2 (en) | 2004-05-11 |
DE69936899T2 (en) | 2008-05-15 |
EP1135805A4 (en) | 2003-05-21 |
EP1624486B1 (en) | 2007-08-15 |
AU5927799A (en) | 2000-04-26 |
US20020011622A1 (en) | 2002-01-31 |
EP1135805A1 (en) | 2001-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6563151B1 (en) | Field effect transistors having gate and sub-gate electrodes that utilize different work function materials and methods of forming same | |
US5185280A (en) | Method of fabricating a soi transistor with pocket implant and body-to-source (bts) contact | |
US6927453B2 (en) | Metal-oxide-semiconductor device including a buried lightly-doped drain region | |
US7675126B2 (en) | Metal oxide semiconductor field effect transistor and method of fabricating the same | |
US5349225A (en) | Field effect transistor with a lightly doped drain | |
KR100259181B1 (en) | Field effect transistor and cmos element | |
US8803242B2 (en) | High mobility enhancement mode FET | |
KR100694641B1 (en) | Strained transistor, Fin FET and methods for forming the same | |
US5016066A (en) | Vertical power MOSFET having high withstand voltage and high switching speed | |
US6300182B1 (en) | Field effect transistor having dual gates with asymmetrical doping for reduced threshold voltage | |
US6734498B2 (en) | Insulated channel field effect transistor with an electric field terminal region | |
US7211845B1 (en) | Multiple doped channel in a multiple doped gate junction field effect transistor | |
KR19990082088A (en) | -Channel Fermi-threshold field effect transistor having a drain field edge region and method of manufacturing the same | |
US5355011A (en) | Insulated gate field effect transistor having LDD structure and method of making the same including a channel stop having a peak impurity concentration, the channel stop provided below a channel region | |
US6924517B2 (en) | Thin channel FET with recessed source/drains and extensions | |
KR20010101010A (en) | Offset drain fermi-threshold field effect transistors | |
US11322617B2 (en) | Semiconductor device | |
JPH05502548A (en) | Microfabricated MISFET device that suppresses hot carriers | |
US20130092987A1 (en) | Mos transistor with no hump effect | |
US20130001656A1 (en) | Vertically pinched junction field effect transistor | |
JP2022160371A (en) | Complementary mosfet structure with localized isolation in silicon substrate to reduce leakage and prevent latch-up | |
JPH08236758A (en) | Asymmetrical mos device and its manufacture | |
US7745879B2 (en) | Method of fabricating high voltage fully depleted SOI transistor and structure thereof | |
US4916500A (en) | MOS field effect transistor device with buried channel | |
JPH08330590A (en) | Insulated gate field-effect transistor structure and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |