Nothing Special   »   [go: up one dir, main page]

US20020125562A1 - Attaching semiconductor dies to substrates with conductive straps - Google Patents

Attaching semiconductor dies to substrates with conductive straps Download PDF

Info

Publication number
US20020125562A1
US20020125562A1 US10/146,846 US14684602A US2002125562A1 US 20020125562 A1 US20020125562 A1 US 20020125562A1 US 14684602 A US14684602 A US 14684602A US 2002125562 A1 US2002125562 A1 US 2002125562A1
Authority
US
United States
Prior art keywords
substrate
strap
die
top surface
electrically conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/146,846
Inventor
Sean Crowley
Blake Gillett
Philip Mauri
Ferdinand Belmonte
Remigio Burro
Victor Aquino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/146,846 priority Critical patent/US20020125562A1/en
Publication of US20020125562A1 publication Critical patent/US20020125562A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/3701—Shape
    • H01L2224/37011—Shape comprising apertures or cavities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754—Coating
    • H01L2224/37599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005—Shape
    • H01L2224/4007—Shape of bonding interfaces, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73221—Strap and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8434—Bonding interfaces of the connector
    • H01L2224/84345—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8438—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/84385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Definitions

  • This invention relates to packaging of semiconductor devices in general, and in particular, to a method and apparatus for reliably connecting the die of a high power device, such as a power MOSFET device, to its associated substrate with a conductive strap.
  • a high power device such as a power MOSFET device
  • Some high power semiconductor devices are fabricated by forming a number of individual, lower power devices in a single semiconductor die, or “chip,” then “paralleling” them, i.e., connecting the individual devices together in parallel within the package of the device to define a single device capable of higher power output.
  • This invention provides a method and apparatus for electrically connecting a semiconductor die, such as a power MOSFET, to a substrate on which the die is mounted, e.g., a lead frame, with a conductive strap, such that the connection is more resistant to the shear stresses incident upon it with changes in temperature of the device.
  • a semiconductor die such as a power MOSFET
  • a substrate on which the die is mounted e.g., a lead frame
  • a conductive strap such that the connection is more resistant to the shear stresses incident upon it with changes in temperature of the device.
  • the enhanced reliability of this connection enhances overall device reliability and reduces semiconductor package failures due to, e.g., large changes in the device's R DS(ON) parameter.
  • the method includes the provision of a conductive strap comprising a planar cover portion having a bottom surface adapted for attachment to a top surface of the die, a down-set portion at an edge of the cover portion that transitions from the cover portion of the strap down to the substrate, and a flange portion at an edge of the down-set portion which has a bottom surface adapted for attachment to the substrate.
  • a recess is formed in the top surface of the substrate.
  • the recess has a floor disposed below the top surface of the substrate.
  • the bottom surface of the cover portion of the strap is attached to the top surface of the die, e.g., with a conductive adhesive, and the bottom surface of the flange portion of the strap is attached to the floor of the recess such that the recess captures the flange and prevents horizontal movement of the flange relative to the substrate with variations in device temperature.
  • first and second layers of a conductive elastomer are attached to the top surfaces of the die and the substrate, respectively.
  • the bottom surface of the cover portion of the strap is attached to a top surface of the first layer of elastomer on the die, and the bottom surface of the flange portion of the strap is attached to a top surface of the second layer of elastomer on the substrate.
  • a first set of corresponding apertures is formed through respective ones of the flange portion of the strap and the substrate, and a second set of apertures is formed through the cover portion of the strap.
  • the bottom surfaces of the cover and flange portions of the strap are then attached to respective ones of the top surfaces of the die and the substrate with, e.g., a conductive adhesive.
  • the adhesive extends through the apertures in the strap and the substrate to form interlocking “keys” therein. When cured, these adhesive keys provide a much greater resistance to the shear forces induced in the connection between the strap, substrate and die by large temperature excursions in the package than do the simple lap joints of the prior art.
  • FIGS. 1 and 2 are top plan and side elevation views, respectively, of a lead frame type of power MOSFET semiconductor package having a conductive strap electrically connecting the die to the substrate in accordance with the prior art;
  • FIGS. 3 and 4 are top plan and side elevation views, respectively, of a semiconductor package having a conductive strap electrically connecting a die to a substrate in accordance with one exemplary embodiment of the present invention
  • FIG. 5 is an enlarged view of the circled portion V in FIG. 4;
  • FIGS. 6 and 7 are top plan and side elevation views, respectively, of a semiconductor package having a conductive strap electrically connecting the die to the substrate in accordance with another embodiment of the present invention.
  • FIG. 8 is an enlarged view of the circled portion VIII in FIG. 7;
  • FIGS. 9 and 10 are top plan and side elevation views, respectively, of a semiconductor package having a conductive strap electrically connecting the die to the substrate in accordance with another embodiment of the present invention.
  • FIG. 11 is an enlarged view of the circled portion XI in FIG. 10.
  • FIGS. 1 and 2 are top plan and side elevation views, respectively, of a eight-lead, lead frame-type of power MOSFET semiconductor package 10 having a conductive strap 12 electrically connecting the die 14 of the package to the substrate 16 thereof in accordance with the lap-joint strap attachment method of the prior art.
  • the protective plastic body 18 of the package 10 is shown in dotted outline to reveal the components therein.
  • the die 14 is attached to the die paddle 20 of the lead frame 16 by a layer of solder or conductive adhesive 22 .
  • This conductive layer also serves to connect the drains of a plurality of individual MOSFETs (not visualized), located on the bottom surface of the die 14 , to each other and to the die paddle 20 .
  • the die paddle 20 is internally connected within the lead frame 16 to each of four leads (leads 5 - 8 ) of the package 10 .
  • the sources of the individual MOSFETS which are located on the top surface of the die 14 , are connected to each other by a thin layer of metal 24 (see FIG. 2) on the top surface of the die.
  • the metal layer 24 is connected to each of three leads (leads 1 - 3 ) of the package by the conductive strap 12 .
  • the gates of the individual MOSFETS are connected together within the die 14 and to a single pad 26 located on the top surface of the die 14 .
  • the pad 26 is connected to one of the leads (lead 4 ) of the package 10 by a bonded wire 28 (FIG. 1).
  • the conductive strap 12 which is typically formed from a sheet of copper or an alloy thereof, comprises a planar, cover portion 30 that has a bottom surface adapted to attach to the top surface of the die 14 , a down-set portion 32 formed at an edge of the cover portion that transitions laterally downward from the cover portion to the level of the substrate 16 , and a flange portion 34 formed at the lower edge of the down-set portion that has a bottom surface adapted to attach to the substrate.
  • the respective bottom surfaces of the cover and flange portions 30 , 34 of the strap 12 lap over the respective top surfaces of the die 14 and the substrate 16 , and are respectively joined thereto with layers 36 , 38 , respectively, of solder or a conductive epoxy.
  • the substrate 16 may comprise a laminated substrate, such as a multi-layer printed circuit board (“PCB”), formed of layers of, e.g., epoxy-impregnated fiberglass and copper, with etched conductive traces replacing the leads of the lead frame substrate 16 illustrated in the figures.
  • PCB printed circuit board
  • the strap 12 , die 14 , and substrate 16 being fabricated from different materials, necessarily have different TCEs, which results in large differences in the amount of expansion and contraction undergone by the respective parts with changes in their temperature. As discussed above, this movement of the parts relative to one another with changes in temperature imparts large horizontal shear stresses in the lap joints 36 and 38 between the conductive strap 12 and respective ones of the die 14 and the substrate 16 , and frequently leads to a degradation or failure of the electrical connection between the strap, the die, and/or the substrate.
  • a first exemplary embodiment of a method and apparatus for overcoming the foregoing temperature-induced stress problem is illustrated in the top plan and side elevation views of a SOIC-8 PMOSFET package 110 shown in FIGS. 3 and 4, respectively, wherein elements similar to those in FIGS. 1 and 2 are numbered similarly, plus 100.
  • the first embodiment comprisses forming a recess 140 in the top surface of the substrate 116 .
  • the recess 140 has an area slightly larger than that of the flange portion 134 of the conductive strap 112 , and a floor 142 disposed below the top surface of the substrate 116 .
  • the flange portion 134 of the strap 112 is inserted into the recess 140 , and its bottom surface is attached to the floor 142 of the recess by, e.g., a joint 138 of eutectic solder or a conductive adhesive, such as a silver-filled epoxy resin or elastomer.
  • the recess 140 thus mechanically captivates the flange portion 134 of the conductive strap 112 so that horizontal movement of the flange portion relative to the substrate 116 , such as would occur with a large changes in temperature of the parts, is prevented, thereby relieving the shear stresses acting on the connection joint 138 .
  • the resistance of the joint 138 to shear stresses can be further enhanced by forming slots, or apertures 144 , through the flange portion of the strap such that the adhesive or solder of the attachment joint 138 flows into the apertures and forms mechanically interlocking “keys” 146 therein when it solidifies.
  • the apertures 144 can be formed to taper toward the bottom surface of the flange portion 134 to enhance this interlocking effect of the keys 146 .
  • Both the recess 140 in the substrate 116 , and the optional apertures 144 of the connection strap 112 can be formed with a wide variety of known techniques, including photo-etching, electrical-discharge machining (“EDM”), stamping, punching, coining, or laser-burning.
  • EDM electrical-discharge machining
  • a second exemplary embodiment of a method for connecting a semiconductor die 214 to a planar substrate 216 while avoiding the temperature-induced stress problem in the connection is illustrated in the top plan and side elevation views of a SOIC-8 PMOSFET package 210 shown in FIGS. 6 and 7, respectively, wherein elements similar to those in FIGS. 3 and 4 are numbered similarly, plus 100.
  • first and second layers of a high-electrically-conductive elastomer 236 and 238 are attached to the respective top surfaces of the die 214 and the substrate 216 .
  • the bottom surface of the cover portion 230 of the strap 212 is attached to the top surface of the first layer 236 of elastomer on the die 214
  • the bottom surface of the flange portion 234 of the strap 212 is attached to the top surface of the second layer 238 of elastomer on the substrate 216 .
  • the detail of the latter joint 238 is shown enclosed in the circled portion VIII in FIG. 7, and an enlarged view thereof is shown in FIG. 8.
  • the conductive elastomer layers 236 and 238 which may comprise a silicone rubber filled with silver micro-spheres, thus define a pair of resiliently flexible connection joints between the strap 212 , the die 214 , and the substrate 216 that merely stretch in response to incident temperature-induced shear stresses.
  • the strap 212 , the die 214 and the substrate 216 are all free to move relative to one another while remaining firmly connected to each other electrically.
  • This freedom of relative movement of the parts can be further enhanced by attaching a third layer 222 of a conductive elastomer to the top surface of the substrate 216 , e.g., to the die paddle 220 of the lead frame illustrated, and then attaching the bottom surface of the die 214 to the top surface of the third elastomer layer.
  • the elastomer connection joints, or layers 222 , 236 and 238 can be formed in a variety of ways.
  • a conductive elastomer compound in the form of an uncured, viscous fluid is applied by a dispenser to one of the two surfaces of each of the three pairs of corresponding interfacial surfaces of the strap 212 , the die 214 , and the substrate 216 , respectively.
  • the other corresponding interfacial surfaces of the respective parts are then brought into respective contact with the uncured compound, which is then cured to solidify it and adhere the respective parts in electrical connection with each other.
  • the elastomer connection layers 222 , 236 and 238 can be provided in the form of cured strips that are simply adhered to the respective interfacial surfaces of the strap 212 , die 214 and substrate 216 with, e.g., a conductive epoxy resin.
  • the elastomer layers 222 , 236 and 238 can be provided in the form of cured strips, as above.
  • the latter parts are instead heated, e.g., with an ultrasonic bonder that heats the parts by “scrubbing” them with a finger vibrated at ultrasonic frequencies, and then brought into contact with the surface of the elastomer strips, causing the surfaces of the strips to melt.
  • the molten elastomer of the strips is then cooled, causing it to adhere to the respective interfacial surfaces of the strap 212 , die 214 , and substrate 216 , and thereby connect them together with resilient, electrically conductive joints.
  • a third exemplary embodiment of a method and apparatus for connecting a semiconductor die 314 to a planar substrate 316 while avoiding a temperature-induced stress problem in the connection is illustrated in the top plan and side elevation views of the SOIC-8 PMOSFET package 310 shown in FIGS. 9 and 10, respectively, wherein elements similar to those in FIGS. 6 and 7 are numbered similarly, plus 100.
  • the third exemplary embodiment comprises forming pairs of corresponding apertures 344 through respective ones of the flange portion 334 of the strap 312 and the substrate 316 , and forming a second set of single apertures 350 through the cover portion 330 of the connection strap 312 .
  • the bottom surface of the cover portion 330 of the strap 312 is then attached to the top surface of the die 314 , and the bottom surface of the flange portion 334 of the strap 312 is attached to the top surface of the substrate 316 with a joint 338 of an electrically conductive material, such that respective ones of the first set of corresponding apertures are aligned with each other, and such that the conductive material of the joint 338 flows into each of the apertures 344 , 350 in the respective two sets thereof and forms an interlocking key 346 therein when it is cured.
  • a pair of the first set of corresponding apertures 344 and their associated interlocking key 346 are shown in the circled portion XI in FIG. 10, and in the enlarged view thereof in FIG. 11.
  • the mechanical resistance of the connection joint 338 between the strap 312 and the substrate 316 to temperature-induced shear stresses can be further enhanced by tapering respective ones of the first set of corresponding apertures 344 toward the bottom surface of the flange portion and the top surface of the substrate, respectively.
  • the mechanical resistance of the connection joint 336 between the strap 312 and the die 314 to temperature-induced shear stresses can be further enhanced by tapering the second set of apertures 350 toward the bottom surface of the cover portion 330 of the strap.
  • the apertures 344 , 350 can be circular, or elongated slots, as illustrated in the figures. They can be formed by a variety of methods, e.g., by photo-etching, EDM, punching, stamping, or ablative laser-burning. In the case of an etched metal lead frame type of substrate 316 such as that shown in the figures, the apertures 344 , 350 can be efficiently etched at the same time the lead frame is etched from the parent stock. Further, the bond strength of the plastic body 318 molded on the package 310 can be enhanced by roughening the surfaces of the strap 312 and the substrate 316 , which can also be effected by an etching process.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

This invention provides a method apparatus for electrically connecting a semiconductor die, such as a power MOSFET, to a substrate on which the die is mounted, e.g., a lead frame, with a conductive strap, such that the connection is resistant to the shear stresses incident upon it with changes in temperature of the device. The method includes providing a conductive strap, and in one embodiment thereof, forming a recess in the top surface of the substrate. The bottom surface of a flange portion of the strap is attached to the floor of the recess such that the recess captures the flange and prevents relative horizontal movement of the flange and substrate with variations in the temperature of the device.
Other embodiments include attaching the strap to the die and substrate with joints of a resilient conductive elastomer, and forming apertures in the strap and substrate that cooperate with a conductive joint material to reinforce the connection against temperature-induced shear forces.

Description

    BACKGROUND
  • 1. Field of the Invention [0001]
  • This invention relates to packaging of semiconductor devices in general, and in particular, to a method and apparatus for reliably connecting the die of a high power device, such as a power MOSFET device, to its associated substrate with a conductive strap. [0002]
  • 2. Description of the Related Art [0003]
  • Some high power semiconductor devices are fabricated by forming a number of individual, lower power devices in a single semiconductor die, or “chip,” then “paralleling” them, i.e., connecting the individual devices together in parallel within the package of the device to define a single device capable of higher power output. [0004]
  • Thus, in an exemplary eight-lead, standard outline integrated circuit (“SOIC-8”) high-power, metal-oxide-semiconductor field effect transistor (“PMOSFET”) package, the sources of the individual devices, which are located on the top of the die, are connected in parallel by a thin layer of metal on the top of the die, which in turn, is internally connected to each of three leads of the package. [0005]
  • In prior art versions of this type of device, the sources of the individual MOSFETs were connected to the substrate of the package by a relatively large number (typically, 14) of parallel bonded wires. However, these wires contributed to a number of problems associated with this type of device, including relatively high internal thermal and electrical resistances, high parasitic source-inductance, and the formation of craters and Kirkendall voids in the die caused by the bonding of the wires. [0006]
  • More recently, it has been learned that most of the foregoing problems can be eliminated or reduced by replacing the large number of bonded wires from the source of the device with a single, elongated conductive strap that connects the thin layer of metal on top of the die to the source leads of the substrate. (See, e.g., U.S. Pat. No. 6,040,626 to C. Cheah, et al.; see also, Patrick Manion, “MOSFETs Break Out Of The Shackles of Wirebonding,” [0007] Electronic Design, Mar. 22, 1999, Vol. 47, No. 6.)
  • However, this method of connecting the die to the substrate has also been found to have some problems associated with it. One of these relates to the differences in the respective thermal coefficients expansion (“TCE”) of the materials of the strap, die, and substrate. As a result of these differences, these parts respectively experience different amounts of expansion and contraction with changes in the temperature of the package. This relative movement of the respective parts causes large shear stresses to develop in the attachment joints between them, which are typically lap joints of conductive adhesive or solder. These shear stresses result in a degradation of the electrical connection between the strap, die, and substrate, and in particular, in an unacceptably large change, or “shift,” in the critical drain-to-source resistance of the device when on (R[0008] DS(ON)).
  • A need therefore exists for a method and apparatus for reliably connecting a semiconductor die to a substrate with a conductive strap such that the electrical connections between the parts are immune to the destructive effects of temperature-induced stresses in the connections. [0009]
    • SUMMARY OF THE INVENTION
  • This invention provides a method and apparatus for electrically connecting a semiconductor die, such as a power MOSFET, to a substrate on which the die is mounted, e.g., a lead frame, with a conductive strap, such that the connection is more resistant to the shear stresses incident upon it with changes in temperature of the device. The enhanced reliability of this connection, in turn, enhances overall device reliability and reduces semiconductor package failures due to, e.g., large changes in the device's R[0010] DS(ON) parameter.
  • The method includes the provision of a conductive strap comprising a planar cover portion having a bottom surface adapted for attachment to a top surface of the die, a down-set portion at an edge of the cover portion that transitions from the cover portion of the strap down to the substrate, and a flange portion at an edge of the down-set portion which has a bottom surface adapted for attachment to the substrate. [0011]
  • In one exemplary embodiment of the method, a recess is formed in the top surface of the substrate. The recess has a floor disposed below the top surface of the substrate. The bottom surface of the cover portion of the strap is attached to the top surface of the die, e.g., with a conductive adhesive, and the bottom surface of the flange portion of the strap is attached to the floor of the recess such that the recess captures the flange and prevents horizontal movement of the flange relative to the substrate with variations in device temperature. [0012]
  • In another embodiment of the method, first and second layers of a conductive elastomer are attached to the top surfaces of the die and the substrate, respectively. The bottom surface of the cover portion of the strap is attached to a top surface of the first layer of elastomer on the die, and the bottom surface of the flange portion of the strap is attached to a top surface of the second layer of elastomer on the substrate. This flexible connection enables the strap, die, and substrate to move freely relative to one another with large changes in device temperature while remaining reliably connected to each other. [0013]
  • In a third exemplary embodiment of the method, a first set of corresponding apertures is formed through respective ones of the flange portion of the strap and the substrate, and a second set of apertures is formed through the cover portion of the strap. With the corresponding apertures in the flange and the substrate in alignment with each other, the bottom surfaces of the cover and flange portions of the strap are then attached to respective ones of the top surfaces of the die and the substrate with, e.g., a conductive adhesive. The adhesive extends through the apertures in the strap and the substrate to form interlocking “keys” therein. When cured, these adhesive keys provide a much greater resistance to the shear forces induced in the connection between the strap, substrate and die by large temperature excursions in the package than do the simple lap joints of the prior art. [0014]
  • A better understanding of the above and other features and advantages of the present invention may be obtained from a consideration of the detailed description of its exemplary embodiments found below, particularly if such consideration is made in conjunction with the several views of the drawings appended hereto.[0015]
    • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • FIGS. 1 and 2 are top plan and side elevation views, respectively, of a lead frame type of power MOSFET semiconductor package having a conductive strap electrically connecting the die to the substrate in accordance with the prior art; [0016]
  • FIGS. 3 and 4 are top plan and side elevation views, respectively, of a semiconductor package having a conductive strap electrically connecting a die to a substrate in accordance with one exemplary embodiment of the present invention; [0017]
  • FIG. 5 is an enlarged view of the circled portion V in FIG. 4; [0018]
  • FIGS. 6 and 7 are top plan and side elevation views, respectively, of a semiconductor package having a conductive strap electrically connecting the die to the substrate in accordance with another embodiment of the present invention; [0019]
  • FIG. 8 is an enlarged view of the circled portion VIII in FIG. 7; [0020]
  • FIGS. 9 and 10 are top plan and side elevation views, respectively, of a semiconductor package having a conductive strap electrically connecting the die to the substrate in accordance with another embodiment of the present invention; and, [0021]
  • FIG. 11 is an enlarged view of the circled portion XI in FIG. 10.[0022]
    • DETAILED DESCRIPTION OF THE EXEMPLARY EMBODIMENTS
  • FIGS. 1 and 2 are top plan and side elevation views, respectively, of a eight-lead, lead frame-type of power [0023] MOSFET semiconductor package 10 having a conductive strap 12 electrically connecting the die 14 of the package to the substrate 16 thereof in accordance with the lap-joint strap attachment method of the prior art. The protective plastic body 18 of the package 10 is shown in dotted outline to reveal the components therein.
  • In the exemplary PMOSFET device of FIG. 2, the die [0024] 14 is attached to the die paddle 20 of the lead frame 16 by a layer of solder or conductive adhesive 22. This conductive layer also serves to connect the drains of a plurality of individual MOSFETs (not visualized), located on the bottom surface of the die 14, to each other and to the die paddle 20. The die paddle 20, in turn, is internally connected within the lead frame 16 to each of four leads (leads 5-8) of the package 10.
  • The sources of the individual MOSFETS, which are located on the top surface of the [0025] die 14, are connected to each other by a thin layer of metal 24 (see FIG. 2) on the top surface of the die. The metal layer 24, in turn, is connected to each of three leads (leads 1-3) of the package by the conductive strap 12. The gates of the individual MOSFETS are connected together within the die 14 and to a single pad 26 located on the top surface of the die 14. The pad 26, in turn, is connected to one of the leads (lead 4) of the package 10 by a bonded wire 28 (FIG. 1).
  • The [0026] conductive strap 12, which is typically formed from a sheet of copper or an alloy thereof, comprises a planar, cover portion 30 that has a bottom surface adapted to attach to the top surface of the die 14, a down-set portion 32 formed at an edge of the cover portion that transitions laterally downward from the cover portion to the level of the substrate 16, and a flange portion 34 formed at the lower edge of the down-set portion that has a bottom surface adapted to attach to the substrate. As shown in FIG. 2, the respective bottom surfaces of the cover and flange portions 30, 34 of the strap 12 lap over the respective top surfaces of the die 14 and the substrate 16, and are respectively joined thereto with layers 36, 38, respectively, of solder or a conductive epoxy.
  • In an alternative embodiment of the PMOSFET device (not illustrated), the [0027] substrate 16 may comprise a laminated substrate, such as a multi-layer printed circuit board (“PCB”), formed of layers of, e.g., epoxy-impregnated fiberglass and copper, with etched conductive traces replacing the leads of the lead frame substrate 16 illustrated in the figures.
  • Regardless of the type of [0028] substrate 16 in the package 10, however, it will be understood that the strap 12, die 14, and substrate 16, being fabricated from different materials, necessarily have different TCEs, which results in large differences in the amount of expansion and contraction undergone by the respective parts with changes in their temperature. As discussed above, this movement of the parts relative to one another with changes in temperature imparts large horizontal shear stresses in the lap joints 36 and 38 between the conductive strap 12 and respective ones of the die 14 and the substrate 16, and frequently leads to a degradation or failure of the electrical connection between the strap, the die, and/or the substrate.
  • A first exemplary embodiment of a method and apparatus for overcoming the foregoing temperature-induced stress problem is illustrated in the top plan and side elevation views of a SOIC-8 [0029] PMOSFET package 110 shown in FIGS. 3 and 4, respectively, wherein elements similar to those in FIGS. 1 and 2 are numbered similarly, plus 100.
  • As shown in the circled portion V in FIG. 4, the first embodiment comprisses forming a [0030] recess 140 in the top surface of the substrate 116. As shown in the enlarged view of the circled portion V in FIG. 5, the recess 140 has an area slightly larger than that of the flange portion 134 of the conductive strap 112, and a floor 142 disposed below the top surface of the substrate 116. The flange portion 134 of the strap 112 is inserted into the recess 140, and its bottom surface is attached to the floor 142 of the recess by, e.g., a joint 138 of eutectic solder or a conductive adhesive, such as a silver-filled epoxy resin or elastomer. The recess 140 thus mechanically captivates the flange portion 134 of the conductive strap 112 so that horizontal movement of the flange portion relative to the substrate 116, such as would occur with a large changes in temperature of the parts, is prevented, thereby relieving the shear stresses acting on the connection joint 138.
  • As described below in connection with another embodiment of the invention, the resistance of the [0031] joint 138 to shear stresses can be further enhanced by forming slots, or apertures 144, through the flange portion of the strap such that the adhesive or solder of the attachment joint 138 flows into the apertures and forms mechanically interlocking “keys” 146 therein when it solidifies. The apertures 144 can be formed to taper toward the bottom surface of the flange portion 134 to enhance this interlocking effect of the keys 146.
  • Both the [0032] recess 140 in the substrate 116, and the optional apertures 144 of the connection strap 112, can be formed with a wide variety of known techniques, including photo-etching, electrical-discharge machining (“EDM”), stamping, punching, coining, or laser-burning.
  • A second exemplary embodiment of a method for connecting a [0033] semiconductor die 214 to a planar substrate 216 while avoiding the temperature-induced stress problem in the connection is illustrated in the top plan and side elevation views of a SOIC-8 PMOSFET package 210 shown in FIGS. 6 and 7, respectively, wherein elements similar to those in FIGS. 3 and 4 are numbered similarly, plus 100.
  • In the second exemplary embodiment, first and second layers of a high-electrically-[0034] conductive elastomer 236 and 238 are attached to the respective top surfaces of the die 214 and the substrate 216. The bottom surface of the cover portion 230 of the strap 212 is attached to the top surface of the first layer 236 of elastomer on the die 214, and the bottom surface of the flange portion 234 of the strap 212 is attached to the top surface of the second layer 238 of elastomer on the substrate 216. The detail of the latter joint 238 is shown enclosed in the circled portion VIII in FIG. 7, and an enlarged view thereof is shown in FIG. 8.
  • The conductive elastomer layers [0035] 236 and 238, which may comprise a silicone rubber filled with silver micro-spheres, thus define a pair of resiliently flexible connection joints between the strap 212, the die 214, and the substrate 216 that merely stretch in response to incident temperature-induced shear stresses. As a result, the strap 212, the die 214 and the substrate 216 are all free to move relative to one another while remaining firmly connected to each other electrically. This freedom of relative movement of the parts can be further enhanced by attaching a third layer 222 of a conductive elastomer to the top surface of the substrate 216, e.g., to the die paddle 220 of the lead frame illustrated, and then attaching the bottom surface of the die 214 to the top surface of the third elastomer layer.
  • The elastomer connection joints, or layers [0036] 222, 236 and 238, can be formed in a variety of ways. In one embodiment that can be effected with automated pick-and-place equipment, a conductive elastomer compound in the form of an uncured, viscous fluid, is applied by a dispenser to one of the two surfaces of each of the three pairs of corresponding interfacial surfaces of the strap 212, the die 214, and the substrate 216, respectively. The other corresponding interfacial surfaces of the respective parts are then brought into respective contact with the uncured compound, which is then cured to solidify it and adhere the respective parts in electrical connection with each other.
  • In another embodiment, the elastomer connection layers [0037] 222, 236 and 238 can be provided in the form of cured strips that are simply adhered to the respective interfacial surfaces of the strap 212, die 214 and substrate 216 with, e.g., a conductive epoxy resin.
  • In yet another embodiment, the elastomer layers [0038] 222, 236 and 238 can be provided in the form of cured strips, as above. However, rather than bonding the strips to the respective interfacial surfaces of the strap 212, die 214 and substrate 216 with a conductive adhesive, the latter parts are instead heated, e.g., with an ultrasonic bonder that heats the parts by “scrubbing” them with a finger vibrated at ultrasonic frequencies, and then brought into contact with the surface of the elastomer strips, causing the surfaces of the strips to melt. The molten elastomer of the strips is then cooled, causing it to adhere to the respective interfacial surfaces of the strap 212, die 214, and substrate 216, and thereby connect them together with resilient, electrically conductive joints.
  • A third exemplary embodiment of a method and apparatus for connecting a [0039] semiconductor die 314 to a planar substrate 316 while avoiding a temperature-induced stress problem in the connection is illustrated in the top plan and side elevation views of the SOIC-8 PMOSFET package 310 shown in FIGS. 9 and 10, respectively, wherein elements similar to those in FIGS. 6 and 7 are numbered similarly, plus 100.
  • The third exemplary embodiment comprises forming pairs of corresponding [0040] apertures 344 through respective ones of the flange portion 334 of the strap 312 and the substrate 316, and forming a second set of single apertures 350 through the cover portion 330 of the connection strap 312. The bottom surface of the cover portion 330 of the strap 312 is then attached to the top surface of the die 314, and the bottom surface of the flange portion 334 of the strap 312 is attached to the top surface of the substrate 316 with a joint 338 of an electrically conductive material, such that respective ones of the first set of corresponding apertures are aligned with each other, and such that the conductive material of the joint 338 flows into each of the apertures 344, 350 in the respective two sets thereof and forms an interlocking key 346 therein when it is cured.
  • A pair of the first set of corresponding [0041] apertures 344 and their associated interlocking key 346 are shown in the circled portion XI in FIG. 10, and in the enlarged view thereof in FIG. 11. As shown in FIG. 11, and described above in connection with the first embodiment, the mechanical resistance of the connection joint 338 between the strap 312 and the substrate 316 to temperature-induced shear stresses can be further enhanced by tapering respective ones of the first set of corresponding apertures 344 toward the bottom surface of the flange portion and the top surface of the substrate, respectively. Similarly, the mechanical resistance of the connection joint 336 between the strap 312 and the die 314 to temperature-induced shear stresses can be further enhanced by tapering the second set of apertures 350 toward the bottom surface of the cover portion 330 of the strap.
  • The [0042] apertures 344, 350 can be circular, or elongated slots, as illustrated in the figures. They can be formed by a variety of methods, e.g., by photo-etching, EDM, punching, stamping, or ablative laser-burning. In the case of an etched metal lead frame type of substrate 316 such as that shown in the figures, the apertures 344, 350 can be efficiently etched at the same time the lead frame is etched from the parent stock. Further, the bond strength of the plastic body 318 molded on the package 310 can be enhanced by roughening the surfaces of the strap 312 and the substrate 316, which can also be effected by an etching process.
  • Indeed, those of skill in the art will recognize that many variations and modifications can be made in the materials and methods of this invention without departing from its true scope and spirit. Accordingly, the scope of the invention should not be limited to that of the particular embodiments illustrated and described herein, as they are merely exemplary in nature, but rather, should encompass that of the claims appended hereafter. [0043]

Claims (29)

What is claimed is:
1. A method for electrically connecting a semiconductor die to a substrate with a conductive strap, the method comprising:
forming a recess in a top surface of the substrate, the recess having a floor disposed below the top surface of the substrate;
attaching a bottom surface of a first portion of the strap to a top surface of the die with a first electrically conductive material; and,
attaching a bottom surface of a second portion of the strap to the floor of the recess with a second electrically conductive material such that the second portion of the strap is mechanically captivated by the recess.
2. The method of claim 1, wherein the substrate comprises a lead frame, and wherein forming a recess in the top surface of the substrate comprises etching, electrical-discharge machining (“EDM”), stamping, punching, coining, or laser-burning the recess therein.
3. The method of claim 1, further comprising forming an aperture through the second portion of the strap.
4. The method of claim 3, wherein the aperture tapers toward the bottom surface of the second portion of the strap.
5. The method of claim 3, wherein the second electrically conductive material flows into the aperture and forms an interlocking key therein.
6. A method for electrically connecting a semiconductor die to a substrate with a conductive strap, the method comprising:
attaching first and second layers of a conductive elastomer to top surfaces of the die and the substrate, respectively;
attaching a bottom surface of a first portion of the strap to a top surface of the first layer of elastomer on the die; and,
attaching a bottom surface of a second portion of the strap to a top surface of the second layer of elastomer on the substrate such that the strap is free to move resiliently relative to the die and the substrate while remaining electrically connected thereto.
7. The method of claim 6, wherein attaching the bottom surface of the die to the top surface of the substrate comprises:
attaching a third layer of a conductive elastomer to the top surface of the substrate; and,
attaching the bottom surface of the die to a top surface of the third elastomer layer on the substrate.
8. The method of claim 6 wherein attaching the respective bottom surfaces of the first and second portions of the strap to the respective top surfaces of the first and second layers of elastomer comprises:
dispensing a layer of fluid, uncured conductive elastomer on respective ones of the die and the substrate;
contacting the strap to the top surfaces of the uncured layers of elastomer; and,
curing the elastomer layers to solidify them while the strap is in contact with them.
9. The method of claim 6 wherein attaching the respective bottom surfaces of the first and second portions of the strap to the respective top surfaces of the first and second layers of elastomer comprises:
attaching a layer of cured conductive elastomer on respective ones of the die and the substrate;
heating the respective top surfaces of the first and second layers of elastomer to melt them;
contacting the strap to the melted surfaces of the layers of elastomer; and,
cooling the elastomer layers to solidify them while the strap is in contact with them.
10. A method for electrically connecting a semiconductor die to a substrate with a conductive strap, the method comprising:
attaching a bottom surface of a first portion of the strap to a top surface of the die with a first electrically conductive material;
forming a first set of corresponding apertures through respective ones of a second portion of the strap and the substrate; and,
attaching a bottom surface of the second portion of the strap to a top surface of the substrate with a second electrically conductive material such that the first set of corresponding apertures are in respective alignment with each other and such that the second conductive material flows into each of the apertures and forms an interlocking key therein.
11. The method of claim 10, wherein respective ones of the first set of corresponding apertures are tapered toward the bottom surface of the second portion of the strap and the top surface of the substrate, respectively.
12. The method of claim 10, wherein attaching the bottom surface of the first portion of the strap to the top surface of the die comprises:
forming a second set of apertures through the first portion of the strap; and,
attaching the bottom surface of the first portion of the strap to the top surface of the die such that the first electrically conductive material flows into each of the apertures and forms an interlocking key therein.
13. The method of claim 12, wherein each of the second set of apertures is tapered toward the bottom surface of the cover portion.
14. The method of claim 12, wherein the apertures are formed by an etching process.
15. The method of claim 14, wherein the substrate comprises a lead frame, and further comprising etching the lead frame from a sheet of metal.
16. The method of claim 12, further comprising roughening a surface on the conductive strap and the substrate.
17. A semiconductor package, comprising:
a substrate having a top surface with central die-mounting region and an elongated recess therein adjacent to the die-mounting region;
a semiconductor die having a top surface and an opposite bottom surface mounted on the die-mounting region of the substrate; and,
an electrically conductive strap that includes:
a planar cover portion having a bottom surface attached to the top surface of the die with a first electrically conductive material,
a down-set portion at an edge of the cover portion that transitions from the cover portion to the substrate, and
an elongated flange portion at an edge of the down-set portion disposed within the recess and attached to the substrate with a second electrically conductive material.
18. The semiconductor package of claim 17, wherein the recess has a floor disposed below the top surface of the substrate, and the flange portion of the strap has a bottom surface attached to the floor of the recess with the second electrically conductive material.
19. The semiconductor package of claim 17, wherein at least one of the first and second electrically conductive materials comprises solder, an electrically conductive adhesive, or an electrically conductive elastomer.
20. The semiconductor package of claim 17, wherein the flange portion of the strap has a plurality of apertures extending therethrough.
21. The semiconductor package of claim 20, wherein the second conductive material extends into the aperture and forms an interlocking key therein.
22. The semiconductor package of claim 21, wherein each of the apertures tapers toward the bottom surface of the flange portion of the strap.
23. A semiconductor package, comprising:
a substrate having a top surface with central die-mounting region;
a semiconductor die having a top surface and an opposite bottom surface mounted on the die-mounting region of the substrate; and,
an electrically conductive strap that includes:
a planar cover portion having a bottom surface attached to the top surface of the die with a first layer of a conductive elastomer,
a down-set portion at an edge of the cover portion that transitions from the cover portion to the substrate, and
an elongated flange portion at an edge of the down-set portion having a bottom surface attached to the substrate adjacent to the die-mounting region with a second layer of a conductive elastomer.
24. The semiconductor package of claim 23, wherein the bottom surface of the die is attached to the die-mounting region of the substrate with a third layer of a conductive elastomer.
25. A semiconductor package, comprising:
a substrate having a top surface with central die-mounting region and a first set of apertures therethrough adjacent to the die-mounting region;
a semiconductor die having a top surface and an opposite bottom surface mounted on the die-mounting region of the substrate; and,
an electrically conductive strap that includes:
a planar cover portion having a bottom surface attached to the top surface of the die with a first electrically conductive material,
a down-set portion at an edge of the cover portion that transitions from the cover portion to the substrate, and
an elongated flange portion at an edge of the down-set portion having a set of apertures therethrough corresponding to the first set of apertures in the substrate and a bottom surface attached to the substrate with a second electrically conductive material such that corresponding apertures in the substrate and the flange portion are in respective alignment with each other, and such that the material of the second electrically conductive material flows into each of the apertures and forms an interlocking key therein.
26. The semiconductor package of claim 25, wherein at least one of the first and second electrically conductive materials comprises solder, an electrically conductive adhesive, or an electrically conductive elastomer.
27. The semiconductor package of claim 25, wherein respective ones of the first set of corresponding apertures in the substrate and the flange portion are tapered toward the bottom surface of the second portion of the strap and the top surface of the substrate, respectively.
28. The semiconductor package of claim 25, wherein the cover portion of the strap includes a second set of apertures therethrough, and wherein the first electrically conductive material flows into each of the apertures and forms an interlocking key therein.
29. The semiconductor package of claim 28, wherein each of the second set of apertures is tapered toward the bottom surface of the cover portion.
US10/146,846 2000-03-27 2002-05-15 Attaching semiconductor dies to substrates with conductive straps Abandoned US20020125562A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/146,846 US20020125562A1 (en) 2000-03-27 2002-05-15 Attaching semiconductor dies to substrates with conductive straps

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/536,236 US6459147B1 (en) 2000-03-27 2000-03-27 Attaching semiconductor dies to substrates with conductive straps
US10/146,846 US20020125562A1 (en) 2000-03-27 2002-05-15 Attaching semiconductor dies to substrates with conductive straps

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/536,236 Division US6459147B1 (en) 1999-12-01 2000-03-27 Attaching semiconductor dies to substrates with conductive straps

Publications (1)

Publication Number Publication Date
US20020125562A1 true US20020125562A1 (en) 2002-09-12

Family

ID=24137717

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/536,236 Expired - Lifetime US6459147B1 (en) 1999-12-01 2000-03-27 Attaching semiconductor dies to substrates with conductive straps
US10/146,846 Abandoned US20020125562A1 (en) 2000-03-27 2002-05-15 Attaching semiconductor dies to substrates with conductive straps

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/536,236 Expired - Lifetime US6459147B1 (en) 1999-12-01 2000-03-27 Attaching semiconductor dies to substrates with conductive straps

Country Status (1)

Country Link
US (2) US6459147B1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL2021767B1 (en) * 2018-05-29 2019-12-04 Shindengen Electric Mfg Semiconductor module
NL2021766B1 (en) * 2018-05-29 2019-12-04 Shindengen Electric Mfg Semiconductor module
US10777489B2 (en) 2018-05-29 2020-09-15 Katoh Electric Co., Ltd. Semiconductor module
US20230154827A1 (en) * 2021-11-12 2023-05-18 Infineon Technologies Ag Dual functional thermal performance semiconductor package and related methods of manufacturing
US11842953B2 (en) 2021-04-28 2023-12-12 Infineon Technologies Ag Semiconductor package with wire bond joints and related methods of manufacturing

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6521982B1 (en) * 2000-06-02 2003-02-18 Amkor Technology, Inc. Packaging high power integrated circuit devices
US6870254B1 (en) * 2000-04-13 2005-03-22 Fairchild Semiconductor Corporation Flip clip attach and copper clip attach on MOSFET device
US6900549B2 (en) * 2001-01-17 2005-05-31 Micron Technology, Inc. Semiconductor assembly without adhesive fillets
US6717260B2 (en) * 2001-01-22 2004-04-06 International Rectifier Corporation Clip-type lead frame for source mounted die
JP3563387B2 (en) * 2001-01-23 2004-09-08 Ｎｅｃエレクトロニクス株式会社 Conductive cured resin for semiconductor device and semiconductor device
CN1312767C (en) * 2001-05-18 2007-04-25 三洋电机株式会社 Power source circuit device
US6660559B1 (en) 2001-06-25 2003-12-09 Amkor Technology, Inc. Method of making a chip carrier package using laser ablation
US20040053447A1 (en) * 2001-06-29 2004-03-18 Foster Donald Craig Leadframe having fine pitch bond fingers formed using laser cutting method
JP2004111745A (en) * 2002-09-19 2004-04-08 Toshiba Corp Semiconductor device
JP3975181B2 (en) * 2003-06-11 2007-09-12 三菱電機株式会社 Power semiconductor device
DE102005049687B4 (en) * 2005-10-14 2008-09-25 Infineon Technologies Ag Power semiconductor component in flat conductor technology with vertical current path and method for the production
US7786558B2 (en) * 2005-10-20 2010-08-31 Infineon Technologies Ag Semiconductor component and methods to produce a semiconductor component
US7285849B2 (en) * 2005-11-18 2007-10-23 Fairchild Semiconductor Corporation Semiconductor die package using leadframe and clip and method of manufacturing
EP1837383B1 (en) * 2006-03-06 2008-06-04 Umicore AG & Co. KG Die-attach composition for high power semiconductors
US7663212B2 (en) 2006-03-21 2010-02-16 Infineon Technologies Ag Electronic component having exposed surfaces
US7541681B2 (en) * 2006-05-04 2009-06-02 Infineon Technologies Ag Interconnection structure, electronic component and method of manufacturing the same
US7859089B2 (en) * 2006-05-04 2010-12-28 International Rectifier Corporation Copper straps
US8035221B2 (en) * 2007-11-08 2011-10-11 Intersil Americas, Inc. Clip mount for integrated circuit leadframes
US20100289129A1 (en) * 2009-05-14 2010-11-18 Satya Chinnusamy Copper plate bonding for high performance semiconductor packaging
US8586414B2 (en) * 2010-12-14 2013-11-19 Alpha & Omega Semiconductor, Inc. Top exposed package and assembly method
EP2650915B1 (en) * 2010-12-10 2017-07-26 Panasonic Intellectual Property Management Co., Ltd. Conducting path and semiconductor device
JP2015144188A (en) * 2014-01-31 2015-08-06 株式会社東芝 Semiconductor device and manufacturing method of the same
DE102014014473C5 (en) 2014-09-27 2022-10-27 Audi Ag Process for producing a semiconductor device and corresponding semiconductor device
JP6394489B2 (en) * 2015-05-11 2018-09-26 株式会社デンソー Semiconductor device
JP6721329B2 (en) 2015-12-21 2020-07-15 三菱電機株式会社 Power semiconductor device and manufacturing method thereof
US10410996B2 (en) * 2016-12-02 2019-09-10 Dialog Semiconductor (Uk) Limited Integrated circuit package for assembling various dice in a single IC package
DE102020130617A1 (en) * 2020-11-19 2022-05-19 Infineon Technologies Ag Semiconductor packages with electrical redistribution layers of different thicknesses

Citations (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4080704A (en) * 1977-01-26 1978-03-28 Blakesley Pulley Corporation Circular form process for pulleys
US4189342A (en) * 1971-10-07 1980-02-19 U.S. Philips Corporation Semiconductor device comprising projecting contact layers
US4546374A (en) * 1981-03-23 1985-10-08 Motorola Inc. Semiconductor device including plateless package
US4935803A (en) * 1988-09-09 1990-06-19 Motorola, Inc. Self-centering electrode for power devices
US4942452A (en) * 1987-02-25 1990-07-17 Hitachi, Ltd. Lead frame and semiconductor device
US5218231A (en) * 1989-08-30 1993-06-08 Kabushiki Kaisha Toshiba Mold-type semiconductor device
US5266834A (en) * 1989-03-13 1993-11-30 Hitachi Ltd. Semiconductor device and an electronic device with the semiconductor devices mounted thereon
US5391439A (en) * 1990-09-27 1995-02-21 Dai Nippon Printing Co., Ltd. Leadframe adapted to support semiconductor elements
US5399902A (en) * 1993-03-04 1995-03-21 International Business Machines Corporation Semiconductor chip packaging structure including a ground plane
US5477160A (en) * 1992-08-12 1995-12-19 Fujitsu Limited Module test card
US5521429A (en) * 1993-11-25 1996-05-28 Sanyo Electric Co., Ltd. Surface-mount flat package semiconductor device
US5544412A (en) * 1994-05-24 1996-08-13 Motorola, Inc. Method for coupling a power lead to a bond pad in an electronic module
US5606199A (en) * 1994-10-06 1997-02-25 Nec Corporation Resin-molded type semiconductor device with tape carrier connection between chip electrodes and inner leads of lead frame
US5663597A (en) * 1992-10-26 1997-09-02 Texas Instruments Incorporated RF device package for high frequency applications
US5665996A (en) * 1994-12-30 1997-09-09 Siliconix Incorporated Vertical power mosfet having thick metal layer to reduce distributed resistance
US5767527A (en) * 1994-07-07 1998-06-16 Fujitsu Limited Semiconductor device suitable for testing
US5814884A (en) * 1996-10-24 1998-09-29 International Rectifier Corporation Commonly housed diverse semiconductor die
US5977630A (en) * 1997-08-15 1999-11-02 International Rectifier Corp. Plural semiconductor die housed in common package with split heat sink
US5977613A (en) * 1996-03-07 1999-11-02 Matsushita Electronics Corporation Electronic component, method for making the same, and lead frame and mold assembly for use therein
US5988707A (en) * 1996-10-09 1999-11-23 Nec Corporation Semiconductor device of lead-on-chip structure
US6005778A (en) * 1995-06-15 1999-12-21 Honeywell Inc. Chip stacking and capacitor mounting arrangement including spacers
US6040626A (en) * 1998-09-25 2000-03-21 International Rectifier Corp. Semiconductor package
US6080932A (en) * 1998-04-14 2000-06-27 Tessera, Inc. Semiconductor package assemblies with moisture vents
US6127727A (en) * 1998-04-06 2000-10-03 Delco Electronics Corp. Semiconductor substrate subassembly with alignment and stress relief features
US6144093A (en) * 1998-04-27 2000-11-07 International Rectifier Corp. Commonly housed diverse semiconductor die with reduced inductance
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6187611B1 (en) * 1998-10-23 2001-02-13 Microsemi Microwave Products, Inc. Monolithic surface mount semiconductor device and method for fabricating same
US6223429B1 (en) * 1995-06-13 2001-05-01 Hitachi Chemical Company, Ltd. Method of production of semiconductor device
US6229200B1 (en) * 1998-06-10 2001-05-08 Asat Limited Saw-singulated leadless plastic chip carrier
US6249041B1 (en) * 1998-06-02 2001-06-19 Siliconix Incorporated IC chip package with directly connected leads
US6252300B1 (en) * 1999-01-14 2001-06-26 United Microelectronics Corp. Direct contact through hole type wafer structure
US6256200B1 (en) * 1999-05-27 2001-07-03 Allen K. Lam Symmetrical package for semiconductor die
US6255672B1 (en) * 1997-11-26 2001-07-03 Kabushiki Kaisha Toshiba Semiconductor device
US6388311B1 (en) * 1999-02-26 2002-05-14 Mitsui High-Tec Incorporated Semiconductor device
US6873041B1 (en) * 2001-11-07 2005-03-29 Amkor Technology, Inc. Power semiconductor package with strap
US6903450B2 (en) * 2001-04-18 2005-06-07 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE512895A (en) 1951-07-17
GB720234A (en) 1952-09-01 1954-12-15 Victor Kiernan Scavullo Improvements in or relating to the manufacture of metal hollow-ware
JPS60116239A (en) 1983-11-28 1985-06-22 Nec Corp Radio communication equipment
JP3027512B2 (en) 1994-08-23 2000-04-04 株式会社日立製作所 Power MOSFET

Patent Citations (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4189342A (en) * 1971-10-07 1980-02-19 U.S. Philips Corporation Semiconductor device comprising projecting contact layers
US4080704A (en) * 1977-01-26 1978-03-28 Blakesley Pulley Corporation Circular form process for pulleys
US4546374A (en) * 1981-03-23 1985-10-08 Motorola Inc. Semiconductor device including plateless package
US4942452A (en) * 1987-02-25 1990-07-17 Hitachi, Ltd. Lead frame and semiconductor device
US4935803A (en) * 1988-09-09 1990-06-19 Motorola, Inc. Self-centering electrode for power devices
US5266834A (en) * 1989-03-13 1993-11-30 Hitachi Ltd. Semiconductor device and an electronic device with the semiconductor devices mounted thereon
US5218231A (en) * 1989-08-30 1993-06-08 Kabushiki Kaisha Toshiba Mold-type semiconductor device
US5391439A (en) * 1990-09-27 1995-02-21 Dai Nippon Printing Co., Ltd. Leadframe adapted to support semiconductor elements
US5477160A (en) * 1992-08-12 1995-12-19 Fujitsu Limited Module test card
US5663597A (en) * 1992-10-26 1997-09-02 Texas Instruments Incorporated RF device package for high frequency applications
US5399902A (en) * 1993-03-04 1995-03-21 International Business Machines Corporation Semiconductor chip packaging structure including a ground plane
US5521429A (en) * 1993-11-25 1996-05-28 Sanyo Electric Co., Ltd. Surface-mount flat package semiconductor device
US5544412A (en) * 1994-05-24 1996-08-13 Motorola, Inc. Method for coupling a power lead to a bond pad in an electronic module
US5767527A (en) * 1994-07-07 1998-06-16 Fujitsu Limited Semiconductor device suitable for testing
US5606199A (en) * 1994-10-06 1997-02-25 Nec Corporation Resin-molded type semiconductor device with tape carrier connection between chip electrodes and inner leads of lead frame
US5665996A (en) * 1994-12-30 1997-09-09 Siliconix Incorporated Vertical power mosfet having thick metal layer to reduce distributed resistance
US6223429B1 (en) * 1995-06-13 2001-05-01 Hitachi Chemical Company, Ltd. Method of production of semiconductor device
US6005778A (en) * 1995-06-15 1999-12-21 Honeywell Inc. Chip stacking and capacitor mounting arrangement including spacers
US5977613A (en) * 1996-03-07 1999-11-02 Matsushita Electronics Corporation Electronic component, method for making the same, and lead frame and mold assembly for use therein
US5988707A (en) * 1996-10-09 1999-11-23 Nec Corporation Semiconductor device of lead-on-chip structure
US5814884A (en) * 1996-10-24 1998-09-29 International Rectifier Corporation Commonly housed diverse semiconductor die
US5814884C1 (en) * 1996-10-24 2002-01-29 Int Rectifier Corp Commonly housed diverse semiconductor die
US5977630A (en) * 1997-08-15 1999-11-02 International Rectifier Corp. Plural semiconductor die housed in common package with split heat sink
US6255672B1 (en) * 1997-11-26 2001-07-03 Kabushiki Kaisha Toshiba Semiconductor device
US6127727A (en) * 1998-04-06 2000-10-03 Delco Electronics Corp. Semiconductor substrate subassembly with alignment and stress relief features
US6080932A (en) * 1998-04-14 2000-06-27 Tessera, Inc. Semiconductor package assemblies with moisture vents
US6144093A (en) * 1998-04-27 2000-11-07 International Rectifier Corp. Commonly housed diverse semiconductor die with reduced inductance
US6249041B1 (en) * 1998-06-02 2001-06-19 Siliconix Incorporated IC chip package with directly connected leads
US6229200B1 (en) * 1998-06-10 2001-05-08 Asat Limited Saw-singulated leadless plastic chip carrier
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6040626A (en) * 1998-09-25 2000-03-21 International Rectifier Corp. Semiconductor package
US6187611B1 (en) * 1998-10-23 2001-02-13 Microsemi Microwave Products, Inc. Monolithic surface mount semiconductor device and method for fabricating same
US6252300B1 (en) * 1999-01-14 2001-06-26 United Microelectronics Corp. Direct contact through hole type wafer structure
US6388311B1 (en) * 1999-02-26 2002-05-14 Mitsui High-Tec Incorporated Semiconductor device
US6256200B1 (en) * 1999-05-27 2001-07-03 Allen K. Lam Symmetrical package for semiconductor die
US6903450B2 (en) * 2001-04-18 2005-06-07 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US6873041B1 (en) * 2001-11-07 2005-03-29 Amkor Technology, Inc. Power semiconductor package with strap

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL2021767B1 (en) * 2018-05-29 2019-12-04 Shindengen Electric Mfg Semiconductor module
NL2021766B1 (en) * 2018-05-29 2019-12-04 Shindengen Electric Mfg Semiconductor module
US10600725B2 (en) 2018-05-29 2020-03-24 Shindengen Electric Manufacturing Co., Ltd. Semiconductor module having a grooved clip frame
US10777489B2 (en) 2018-05-29 2020-09-15 Katoh Electric Co., Ltd. Semiconductor module
US10784186B2 (en) 2018-05-29 2020-09-22 Katoh Electric Co., Ltd. Semiconductor module
US11056422B2 (en) 2018-05-29 2021-07-06 Shindengen Electric Manufacturing Co., Ltd. Semiconductor module
US11842953B2 (en) 2021-04-28 2023-12-12 Infineon Technologies Ag Semiconductor package with wire bond joints and related methods of manufacturing
US20230154827A1 (en) * 2021-11-12 2023-05-18 Infineon Technologies Ag Dual functional thermal performance semiconductor package and related methods of manufacturing
US11908771B2 (en) * 2021-11-12 2024-02-20 Infineon Technologies Ag Power semiconductor device with dual heat dissipation structures

Also Published As

Publication number Publication date
US6459147B1 (en) 2002-10-01

Similar Documents

Publication Publication Date Title
US6459147B1 (en) Attaching semiconductor dies to substrates with conductive straps
US6521982B1 (en) Packaging high power integrated circuit devices
US8698289B2 (en) Semiconductor device, a method of manufacturing the same and an electronic device
US6372625B1 (en) Semiconductor device having bonding wire spaced from semiconductor chip
KR101643332B1 (en) Clip -bonded semiconductor chip package using ultrasonic welding and the manufacturing method thereof
CN107039297B (en) Electrode terminal, semiconductor device, and power conversion device
CN107615464B (en) Method for manufacturing power semiconductor device and power semiconductor device
EP0774782A2 (en) Semiconductor power module
US9947613B2 (en) Power semiconductor device and method for manufacturing the same
US10312178B2 (en) Semiconductor device
WO2020050325A1 (en) Power semiconductor device, method of manufacturing same, and power conversion device
US10262912B2 (en) Semiconductor device
JP2003017518A (en) Method for manufacturing hybrid integrated circuit device
CN114068508A (en) Semiconductor package structure and manufacturing method thereof
CN112786559A (en) Packaged device carrier for thermal enhancement or signal redistribution of packaged semiconductor devices
US6593527B1 (en) Integrated circuit assembly with bar bond attachment
JP6797002B2 (en) Semiconductor devices and methods for manufacturing semiconductor devices
JP2005191146A (en) Method of manufacturing hybrid integrated circuit device
US20130256920A1 (en) Semiconductor device
JP3894077B2 (en) Semiconductor device
JPH0451582A (en) Hybrid integrated circuit device
US11715676B2 (en) Semiconductor device
JP2004103641A (en) Semiconductor device
US20240222256A1 (en) Electronic apparatus
US20230245942A1 (en) Semiconductor device package with integral heat slug

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION