Nothing Special   »   [go: up one dir, main page]

US10797184B2 - Aperture in a semiconductor - Google Patents

Aperture in a semiconductor Download PDF

Info

Publication number
US10797184B2
US10797184B2 US16/091,595 US201716091595A US10797184B2 US 10797184 B2 US10797184 B2 US 10797184B2 US 201716091595 A US201716091595 A US 201716091595A US 10797184 B2 US10797184 B2 US 10797184B2
Authority
US
United States
Prior art keywords
groove
grooves
semiconductor material
face
series
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US16/091,595
Other versions
US20190088803A1 (en
Inventor
Alexander John Topping
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Power Roll Ltd
Original Assignee
Power Roll Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Power Roll Ltd filed Critical Power Roll Ltd
Assigned to POWER ROLL LIMITED reassignment POWER ROLL LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TOPPING, ALEXANDER JOHN
Publication of US20190088803A1 publication Critical patent/US20190088803A1/en
Application granted granted Critical
Publication of US10797184B2 publication Critical patent/US10797184B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0224Electrodes
    • H01L31/022408Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0352Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions
    • H01L31/035272Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their shape or by the shapes, relative sizes or disposition of the semiconductor regions characterised by at least one potential jump barrier or surface barrier
    • H01L31/035281Shape of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02167Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/036Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
    • H01L31/0392Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including thin films deposited on metallic or insulating substrates ; characterised by specific substrate materials or substrate features or by the presence of intermediate layers, e.g. barrier layers, on the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/072Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy

Definitions

  • the present invention relates to an optoelectronic device and more specifically a solar photovoltaic cell.
  • photovoltaic refers to the production of electricity, normally direct electrical current, from light at the junction between two materials that are exposed to the light.
  • the light is normally sunlight and therefore photovoltaic is often referred to as solar photovoltaic.
  • semiconductors for the two materials.
  • the semiconductor materials used exhibit a photovoltaic effect.
  • the two semiconductors are usually a p-type and an n-type semiconductor material. When joined together the boundary or interface between the two types of semiconductor material is referred to as a p-n junction.
  • This type of p-n junction is usually created by doping one material with the other material. The doping may be by diffusion, ion implantation or epitaxy.
  • a p-n junction can be found in most optoelectronic devices that use semiconductors. These optoelectronic devices include photovoltaic or solar photovoltaic cells, diodes, light-emitting diodes (LEDs) and transistors.
  • the p-n junction can be thought of as the active site where the generation or consumption of electrical energy occurs.
  • the present invention aims to mitigate one or more of the disadvantages of existing solar photovoltaic cells.
  • an optoelectronic device comprising:
  • the aperture makes the optoelectronic device less susceptible to shorting and/or shunting across the groove.
  • the aperture in the another semiconductor material typically increases the length of a charge transfer path/route across the top of the groove and this makes the optoelectronic device less susceptible to shunting.
  • Shunting is a parasitic parallel resistance across the optoelectronic device. Maximising shunt resistance makes the optoelectronic device more efficient. A higher shunting resistance reduces the occurrence of shunting. The aperture in the another semiconductor material typically minimises the structural shunting effects and this reduces the deleterious effect of shunting on the optoelectronic device.
  • Shunting also typically includes counter-electromotive forces EMF or CEMF.
  • EMF counter-electromotive forces
  • CEMF counter-electromotive forces
  • This electrical pathway or connection will typically produce two diodes in opposite directions.
  • One diode will typically have a greater, normally much greater, area and this diode will normally dominate the function of the device. This may be due in part to its relative size and in part to the possible path through the conductor material.
  • the another semiconductor material typically has a first surface substantially parallel to the first face of the groove and a second surface substantially parallel to the second face of the groove, the first and second surfaces defining the aperture in the another semiconductor material.
  • the first face of the groove and a first surface of the substrate adjacent the groove typically make up a first side of the groove.
  • the second face of the groove and a second surface of the substrate adjacent the groove typically make up a second side of the groove.
  • the first and second surfaces adjacent the groove are typically at least substantially parallel with and/or in the same plane as the substrate.
  • the first and second side of the groove are typically on the same surface of the substrate.
  • the first and second sides of the groove may each be coated with the conductor material and the semiconductor material.
  • the first face, second face, the conductor material and the semiconductor material are typically all in contact with the another semiconductor material in the groove.
  • the first surface of the another semiconductor may be parallel at least in part to the first face of the groove and the second surface of the another semiconductor may be parallel at least in part to the second face of the groove.
  • the aperture may be referred to as a gap and/or crack.
  • the shape of the aperture is typically substantially conformal with the shape of the groove.
  • the shape of the aperture may match the shape of the groove.
  • the first and second surfaces of the another semiconductor may be referred to as sides of the aperture.
  • the sides of the aperture may be substantially parallel to the first and second faces of the groove respectively.
  • the sides of the aperture may be steeper or shallower than the first and/or second faces of the groove but are still be considered substantially parallel.
  • the first and the second face of the groove typically define a cavity of the groove therebetween.
  • the aperture normally extends down into the cavity.
  • the aperture typically extends down into the cavity between the first and second face of the groove.
  • the another semiconductor material may occupy from 15 to 75%, optionally from 20 to 50% of the volume of the cavity of the groove.
  • a remaining 70 to 40% corresponds to the aperture in the another semiconductor material.
  • the conductor material and semiconductor material account for the remaining volume.
  • the volume of the cavity occupied by the another semiconductor material may be related to the shape of the groove.
  • the aperture in the another semiconductor material may extend up to 90%, optionally from 20 to 80% and typically from 50 to 80% of the distance into the cavity of the groove. It may be an advantage of the present invention that a crack in the semiconductor material that extends about 50% of the distance into the cavity from the top of the cavity may increase the electrical current generated by the optoelectronic device. The distance the crack in the semiconductor material extends into the cavity from the top of the cavity may be related to the shape of the groove.
  • the conductor material may coat and/or cover from 20 to 80%, normally from 40 to 60% and typically about 50% of the first face of the groove.
  • the conductor material may coat and/or cover about 75% of the first face of the groove.
  • the semiconductor material may coat and/or cover from 20 to 80%, normally from 40 to 60% and typically about 50% of the second face of the groove.
  • the semiconductor material may coat and/or cover about 75% of the second face of the groove.
  • the another semiconductor in the groove may be, and/or may be referred to as, coated on the first and second face of the groove.
  • the coat of the another semiconductor material may be from 50 nm to 1000 nm thick, normally from 100 nm to 500 nm thick and typically from 100 to 200 nm thick.
  • the coat of the another semiconductor material may therefore be referred to as a relatively thin coating.
  • the another semiconductor thickness is about 200 nm
  • one or more of the efficiency, electrical current generated, power output and photoelectric conversion efficiency of the optoelectronic device is increased.
  • the width of the groove may be about 1 ⁇ m, although this may vary for different groove shapes.
  • One or more of the efficiency, electrical current generated, power output and photoelectric conversion efficiency of the optoelectronic device may be increased further if the thickness of the another semiconductor is about 200 nm thick and the conductor material and/or semiconductor material coats and/or covers about 50% of the first face and/or second face of the groove respectively, when the groove is v-shaped, 1 ⁇ m deep and 1 ⁇ m wide.
  • One or more of the efficiency, electrical current generated, power output and photoelectric conversion efficiency of the optoelectronic device may be yet further increased if the another semiconductor material occupies about 40% of the volume of the cavity of the groove and the conductor material and/or semiconductor material coats and/or covers about 50% of the first face and/or second face of the groove respectively.
  • Increasing one or more of the efficiency, electrical current generated, power output and photoelectric conversion efficiency may reduce the overall cost of the optoelectronic device.
  • the thinner coating corresponds with an increase in the effective current in the groove and thereby increases the photoelectric conversion efficiency of the optoelectronic device.
  • the first and second faces of the groove may each have a first and a second end.
  • the first ends are typically in contact at a bottom of the cavity, the second ends detached at a top of the cavity.
  • the another semiconductor is typically discontinuous, normally substantially discontinuous between the second end of the first face of the groove and the second end of the second face of the groove.
  • the first face of the groove will typically be coated with the another semiconductor where the conductor does not coat the first face of the groove.
  • the second face of the groove will typically be coated with the another semiconductor where the semiconductor does not coat the second face of the groove.
  • the coat of the another semiconductor is typically substantially the same thickness across the first face of the groove, second face of the groove, conductor material and semiconductor material.
  • the coat of the another semiconductor typically has a uniform thickness.
  • the groove may be any shape.
  • the groove may be v-shaped, rounded or square.
  • the cavity may have a flat bottom.
  • the substrate may comprise a first and a second series of grooves and a channel therebetween.
  • the groove referred to above may be any one of the grooves of the first and/or second series of grooves.
  • the channel typically transects the grooves of the first and second series of grooves.
  • the channel separates the first and second series of grooves such that an electrical current can be taken from or supplied to the first series of grooves in isolation from the second series of grooves.
  • the first and second series of grooves are typically elongate grooves.
  • the channel between the first and second series of grooves is typically an elongate channel.
  • the channel typically transects the grooves of the first and second series of grooves at or towards an end of each groove.
  • the channel typically transects or crosses the grooves of the first series of grooves towards an end of each groove and then passes between the first and second series of grooves before transecting or crossing the grooves of the second series of grooves towards an opposite and/or opposing end of each groove.
  • the first face of the groove is normally at a first angle relative to a normal from the substrate and the second face of the groove is normally at a second angle relative to the normal from the substrate.
  • the first angle is normally from 45 to less than or equal to 90°.
  • the second angle is normally from 45 to less than or equal to 90°.
  • the normal from the substrate is typically a line substantially parallel with the longitudinal axis or plane of the substrate.
  • the semiconductor material on the first surface of the substrate adjacent the groove and therefore on the first side of the groove may be coated with an insulator material.
  • the insulator material is typically on top of the semiconductor material.
  • the insulator material makes the optoelectronic device less susceptible to shorting and/or shunting across the groove.
  • the insulator material normally insulates, typically electrically insulates, the semiconductor material on the first surface of the substrate adjacent the groove from the another semiconductor in the groove.
  • the insulator material may increase the length of and/or mitigate a charge transfer path/route across the top of the groove and this typically makes the optoelectronic device less susceptible to shunting.
  • the insulator material is typically an electrical insulator material.
  • the semiconductor material is typically an n-type semiconductor material.
  • the another semiconductor material is typically a p-type semiconductor material.
  • the semiconductor material is a p-type semiconductor material and the another semiconductor material is an n-type semiconductor material.
  • the n-type and p-type semiconductors may comprise one or more of silicon, amorphous silicon, hydrogenated amorphous silicon, aluminium, germanium, gallium nitride, gallium arsenide, aluminium phosphide, aluminium arsenide, copper iodide, zinc oxide, lead sulphide, selenium, boron phosphide, boron arsenide, gallium, indium nitride, indium phosphide, cadmium selenide, cadmium sulphide, cadmium telluride, zinc sulphide, zinc selenide, zinc telluride, copper chloride, copper sulphide, copper oxide, tin sulphide, tin telluride, zinc phosphide, titanium oxide, tin oxide, lithium niobate, lead iodide, gallium selenide, tin sulphide, iron oxide, nickel oxide, copper indium selenide, copper zinc
  • the n-type semiconductor typically comprises one or more of silicon, germanium, phosphorus, selenium, tellurium, cadmium sulphide, zinc, indium, tin, oxides of the above and doped semiconducting oxides.
  • the p-type semiconductor typically comprises one or more of silicon, germanium, cadmium telluride, copper indium gallium selenide (‘CIGS’), copper indium gallium diselenide, copper indium selenide (CIS), copper gallium selenide, copper oxide, boron, beryllium, zinc, cadmium, copper zinc tin sulphide (CZTS), perovskite, calcium titanium oxide, calcium titanate and lead sulphite.
  • CGS copper indium gallium selenide
  • CIS copper indium gallium diselenide
  • CIS copper indium selenide
  • CZTS copper zinc tin sulphide
  • perovskite calcium titanium oxide, calcium titanate and lead sulphite.
  • the semiconductor and another semiconductor materials may meet at an interface and/or boundary.
  • the interface is typically referred to as a p-n junction.
  • the semiconductor and another semiconductor materials may together be referred to as an active material.
  • the semiconductor and the another semiconductor are typically different materials.
  • the conductor material is typically ohmic and/or an ohmic contact to the another semiconductor material.
  • the semiconductor material is typically rectifying and/or a rectifying contact to the another semiconductor material.
  • the active material may be deposited in the cavity and on the first and second face of the cavity and may provide ohmic and rectifying contacts for insertion or extraction of charge from the active material.
  • the active material may be one or more of photovoltaic, light emitting and ion conducting.
  • the second face of the groove may be coated with a conductor material and the semiconductor material.
  • the conductor material coated on the first face of the groove may be the same as the conductor material coated on the second face of the groove but it may be different.
  • the conductor material coated on the first and/or second face may be an electrical conductor.
  • the conductor material coated on the first and/or second face of the groove may comprise one or more of aluminium, bismuth, cadmium, chromium, copper, gallium, gold, indium, lead, magnesium, manganese, samarium, scandium, silver, tin, zinc, terbium, selenium, molybdenum, yttrium, holmium, calcium, nickel, tungsten, platinum, palladium and vanadium.
  • the another semiconductor material may be an electron blocking material such as molybdenum trioxide.
  • the electron blocking material may be a hole transporting, electron blocking material, such as vanadium pentoxide, tantalum pentoxide, spiro-polymers, and p-dot polymers.
  • the semiconductor material may be a heterojunction, that is a mixture of one or more of a p-type semiconductor, n-type semiconductor and donor acceptor material.
  • first and second series of grooves and channel therebetween are substantially parallel, typically parallel to one another.
  • the channel may extend across the first and second series of grooves and typically across the end of the first and second series of grooves.
  • the channel may extend across the first and second series of grooves and typically across opposing ends of the first and second series of grooves.
  • the channel may extend both perpendicular to and parallel to the first and second series of grooves. Normally the channel is perpendicular to the first and second series of grooves when it extends across the ends of the first and second series of grooves. Normally the channel is parallel to the first and second series of grooves when it extends between the first and second series of grooves.
  • the angle at which the channel may extend across the ends of the first and second series of grooves can be variable and optionally be from 0 to 90°, normally from 35 to 55° and typically be 45°.
  • the channel When the channel extends both perpendicular to and parallel to the first and second series of grooves, the channel may be referred to as running in at least two directions to connect said first and second series of grooves.
  • the channel When the channel extends substantially perpendicular and across the ends of the first and second series of grooves, it may also extend in at least two directions relative to the first and second series of grooves. When the channel extends in at least two directions relative to the first and second series of grooves it typically forms a zigzag shape.
  • a surface of the substrate comprising the first and second series of grooves and a channel therebetween may be referred to as a structured surface.
  • the structured surface is typically not flat.
  • the substrate may have another surface that is flat.
  • the channel may be referred to as a delineation feature.
  • the channel typically separates the first and second series of grooves.
  • the channel typically has a first and a second face and a channel cavity therebetween. At least the first face of the channel may be coated with the conductor material and the second face of the channel may be coated with the semiconductor material. The second face of the channel may also be coated with the conductor material. The first and second faces of the channel are normally at least partially in contact with the another semiconductor material.
  • the term ‘in contact with’ may include ‘coated with’.
  • the first face of the channel is typically at a first angle relative to a normal from the substrate and the second face of the channel is typically at a second angle relative to a normal from the substrate.
  • the first face of the channel and the second face of the channel may be perpendicular to the plane of the substrate.
  • the first angle is normally from 45 to less than or equal to 90°.
  • the second angle is normally from 45 to less than or equal to 90°.
  • a first side and a second side of the channel may provide the positive and negative poles of an electrical circuit.
  • the first and second sides may be in electrical communication with the conductor material on the first and second faces of the channel respectively.
  • the first side of the channel may be in electrical communication, typically attached to, the positive pole of the electrical circuit.
  • the second side of the channel may be in electrical communication, typically attached to, the negative pole of the electrical circuit.
  • the first and second sides of the channel may be adjacent to the channel.
  • the first and second sides of the channel may be at least substantially parallel to the plane of the substrate.
  • the channel is typically non-conductive.
  • the channel typically separates and/or insulates the first and second sides of the channel from one another.
  • the optoelectronic device may be referred to as a two terminal device.
  • the first and second series of grooves may be referred to as cascaded groove structures.
  • the device In use the device may be fabricated in a series arrangement and operated in a parallel or a combined series and parallel arrangement.
  • the channel cavity between the first and second faces of the channel may be any shape and is normally U-shaped, V-shaped or semi-spherical.
  • the channel cavity between the first and second faces of the channel may have a flat bottom.
  • the shape of the cavity between the first and second faces of the first and second series of grooves may be the same or different to the shape of the channel cavity between the first and second faces of the channel.
  • the bottom of the channel cavity may be flat or may be rutted.
  • the rutted bottom of the channel cavity may be referred to as uneven or rough.
  • the rutted bottom of the channel cavity typically increases the surface area of the bottom of the channel cavity. Increasing the surface area of the bottom of the channel cavity may help to ensure the channel separates and/or insulates the first and second sides of the channel from one another.
  • the channel and grooves of the first and second series of grooves typically have a depth measured from an upper surface of the substrate to a point in the channel or groove furthest from the upper surface.
  • the depth of the channel is typically greater than the depth of the grooves of the first and second series of grooves.
  • the depth of the channel may be at least twice the depth of the grooves of the first and second series of grooves.
  • the channel has a depth and a width.
  • the depth of the channel is typically twice the width of the channel.
  • the aspect ratio for the depth to the width of the channel is therefore typically about 2:1.
  • the first and second series of grooves typically form a series of ridges and cavities.
  • the first and second series of grooves may comprise at least 2 cavities, typically from 2 to 500 cavities.
  • Each of the grooves of the first and second series of grooves is typically from 5 to 200 mm long, normally from 5 to 1000 mm long and preferably 330 mm long.
  • Each of the grooves of the first and second series of grooves is typically from 0.3 to 100 ⁇ m wide, normally from 0.3 to 5 ⁇ m wide.
  • the substrate may comprise a curable resin and in particular a UV curable resin.
  • the substrate may comprise one or more of an acrylic resin coated onto polyvinyl chloride (PVC), acrylic resin coated onto polyethylene terephthalate (PET), acrylic resin coated onto polyethylene naphthalate (PEN), a biopolymer coated onto polyvinyl chloride (PVC), a biopolymer coated onto polyethylene terephthalate (PET) and a biopolymer coated onto polyethylene naphthalate (PEN).
  • PVC polyvinyl chloride
  • PET polyethylene terephthalate
  • PEN polyethylene naphthalate
  • the first and second series of cascaded groove structures may comprise the substrate.
  • the optoelectronic device is typically a solar photovoltaic cell.
  • the optoelectronic device may be one or more of attached, secured and applied to a vehicle, for example a car or lorry, a house, for example a roof, and any other surface of a permanent structure.
  • the permanent structure may be man-made or natural.
  • a surface that the optoelectronic device is one or more of attached, secured and applied to may be flat or uneven, that is one or more of rough, bumpy, irregular and/or rutted.
  • FIG. 1 a is a cross-sectional view of a groove of an optoelectronic device according to a first embodiment of the present invention
  • FIG. 1 b is a cross-sectional view of a groove of an optoelectronic device according to a second embodiment of the present invention
  • FIG. 1 c is a cross-sectional view of a groove of an optoelectronic device according to a third embodiment of the present invention.
  • FIG. 1 d is a cross-sectional view of a groove of an optoelectronic device according to a fourth embodiment of the present invention.
  • FIG. 1 e is a cross-sectional view of a groove of an optoelectronic device according to a fifth embodiment of the present invention.
  • FIG. 1 f is a cross-sectional view of a groove of an optoelectronic device according to a sixth embodiment of the present invention.
  • FIG. 1 g is a cross-sectional view of a groove of an optoelectronic device according to an seventh embodiment of the present invention.
  • FIG. 1 h is a cross-sectional view of a groove of an optoelectronic device according to an eighth embodiment of the present invention.
  • FIG. 2 is a plan view of the optoelectronic device
  • FIG. 3 is a cross-sectional view of the grooves and channel of the optoelectronic device.
  • FIG. 1 a shows an optoelectronic device 10 comprising a substrate 12 comprising a groove 14 having a first 16 a and a second 16 b face.
  • the first face 16 a of the groove is coated with a conductor material 18 and the second face 16 b of the groove is coated with a semiconductor material 20 .
  • the conductor material 18 and semiconductor material 20 are in contact with another semiconductor material 22 in the groove.
  • the first face 16 a , second face 16 b , conductor material 18 and semiconductor material 20 are in contact with the another semiconductor material 22 .
  • the another semiconductor 22 material has a first surface 24 a substantially parallel to the first face 16 a of the groove 14 and a second surface 24 b substantially parallel to the second face 16 b of the groove 14 , the first and second surfaces 24 a & 24 b defining the aperture 26 in the another semiconductor material 22 .
  • the aperture 26 in the another semiconductor material 22 increases the length of a charge transfer path across the top of the groove 14 and this makes the optoelectronic device 10 less susceptible to shunting.
  • the shape of the aperture 26 is conformal with the shape of the groove 14 .
  • the shape of the aperture 26 matches the shape of the groove 14 .
  • the first 24 a and second 24 b surfaces of the another semiconductor are often referred to as sides of the aperture.
  • the slope of the sides 24 a & 24 b of the aperture match the slope of the first and second faces 16 a & 16 b of the groove 14 respectively.
  • FIG. 1 shows the aperture 26 extending down into the cavity between the first 16 a and second 16 b face of the groove 14 .
  • the another semiconductor material 22 occupies 75% of the volume of the cavity of the groove 14 . A remaining 15% corresponds to the aperture 26 in the another semiconductor material 22 . It is appreciated that the conductor material 18 and semiconductor material 20 occupy some of the cavity space and therefore account for some of the volume of the cavity not occupied by the another semiconductor material 22 , although this volume is relatively small.
  • the aperture 26 in the another semiconductor material extends 50% of the distance into the cavity; the conductor material 18 coats 50% of the first face 16 a of the groove 14 ; and the semiconductor material 20 coats 50% of the second face 16 b of the groove 14 .
  • the efficiency of the optoelectronic device 10 is thereby increased compared to other % coatings.
  • the first face 16 a of the groove 14 is in contact with the another semiconductor 22 where the conductor 18 does not coat the first face of the groove.
  • the second face 16 b of the groove 14 is in contact with the another semiconductor 22 where the semiconductor 20 does not coat the second face of the groove.
  • the another semiconductor 22 is substantially the same thickness across the first face 16 a of the groove 14 , second face 16 b of the groove 14 , conductor material 18 and semiconductor material 20 .
  • the first 16 a and second 16 b faces of the groove 14 each have a first 16 aa & 16 ba and a second 16 ab & 16 bb end.
  • the first ends 16 aa & 16 ba are in contact at a bottom of the cavity, the second ends 16 ab & 16 bb are detached at a top of the cavity.
  • the another semiconductor 22 is discontinuous between the second end 16 ab of the first face 16 a of the groove 14 and the second end 16 bb of the second face 16 b of the groove 14 .
  • the groove 14 is v-shaped.
  • FIG. 1 b shows a second embodiment of an optoelectronic device 210 .
  • the optoelectronic device 210 comprises a substrate 212 comprising a groove 214 .
  • the groove 214 comprises a first 216 a and second 216 b face defining a cavity 226 of the groove 214 therebetween.
  • the groove 214 further comprises a conductor material 218 , a semiconductor material 220 , and another semiconductor material 222 .
  • the first 216 a and second 216 b faces of the groove 214 each have a first 216 aa & 216 ba and a second 216 ab & 216 bb end.
  • the conductor material 218 and the semiconductor material 220 overlap on a portion of the substrate 212 , such as between two individual grooves in a series of grooves.
  • the cavity has a flat bottom 217 with which the first end 216 aa & 216 ba of the first 216 a and second 216 b faces respectively contact with.
  • the another semiconductor material 222 has a first surface 224 a substantially parallel to the first face 216 a of the groove 214 , a second surface 224 b substantially parallel to the second face 216 b of the groove 214 , and a third surface 224 c substantially parallel to the flat bottom 217 of the groove 214 .
  • the first, second and third surfaces 224 a , 224 b and 224 c define an aperture 226 .
  • the shape of the aperture 226 matches the shape of the groove 214 .
  • FIG. 1 c shows a third embodiment of an optoelectronic device 310 .
  • the optoelectronic device 310 comprises a substrate 312 comprising a groove 314 .
  • the groove 314 is rounded, and comprises a first face 316 a , a second face 316 b , a conductor material 318 and a semiconductor material 320 , all in contact with another semiconductor material 322 .
  • the conductor material 318 and the semiconductor material 320 overlap on a portion of the substrate 312 , such as between two individual grooves in a series of grooves.
  • the first 316 a and second 316 b faces of the groove 314 define a cavity.
  • the another semiconductor material 322 comprises a first 324 a and a second 324 b surface which defines an aperture 326 .
  • the aperture 326 in the another semiconductor material 322 extends 75% of the distance into the cavity.
  • the first 316 a and second 316 b faces of the groove 314 each have a first 316 aa & 316 ba and a second 316 ab & 316 bb end.
  • the slope of the surfaces 324 a & 324 b of the aperture 326 at the first ends 316 aa & 316 ba of the groove are steeper, that is they have a smaller angle relative to the longitudinal axis of the substrate 312 , than the slope of the first 316 a and second 316 b faces of the groove 314 , but the first 324 a and second 324 b surfaces of the aperture 326 are still overall substantially parallel to the first 316 a and second 316 b faces of the groove 314 .
  • FIG. 1 d shows a fourth embodiment of an optoelectronic device 410 .
  • the optoelectronic device 410 comprises a substrate 412 comprising a groove 414 .
  • the groove 414 is square shaped, and as such the cavity has a flat bottom 417 .
  • the groove 414 comprises a first face 416 a , a second face 416 b , a conductor material 418 and a semiconductor material 420 , all in contact with another semiconductor material 422 .
  • the conductor material 418 and the semiconductor material 420 overlap in a portion of the substrate 412 , such as between two individual grooves in a series of grooves.
  • the optoelectronic device 410 further comprises an adhesion layer 430 comprising aluminium and/or chromium.
  • the adhesion layer 430 may also be a conducting layer. The adhesion layer improves overall charge extraction from the device.
  • the another semiconductor material 422 comprises a first 424 a and a second 424 b surface which define an aperture 426 .
  • the aperture 426 is located slightly off-centre, that is the aperture 426 is located closer to the second face 416 b of the groove 414 and farther from the first face 416 a of the groove 414 .
  • the thickness of the another semiconductor 422 is thicker at the first face 416 a of the groove 414 and thinner at the second face 416 b of the groove 414 .
  • the first 416 a and second 416 b faces of the groove 414 are substantially vertical.
  • the first 424 a and second 424 b surfaces of the aperture 426 are substantially parallel to the first 416 a and second 416 b faces of the groove 414 .
  • the aperture 426 is tapered in shape.
  • the first 416 a and second 416 b faces of the groove 414 each have a first 416 aa & 416 ba and a second 416 ab & 416
  • FIG. 1 e shows a fifth embodiment of an optoelectronic device 510 .
  • the optoelectronic device 510 comprises a substrate 512 comprising a groove 514 .
  • the groove 514 is v-shaped, and comprises a first face 516 a , a second face 516 b , a conductor material 518 and a semiconductor material 520 , all in contact with another semiconductor material 522 .
  • the conductor material 518 and the semiconductor material 520 overlap on a portion of the substrate 512 , such as between two individual grooves in a series of grooves.
  • the optoelectronic device 510 further comprises an adhesion layer 530 comprising aluminium and/or chromium, or other suitable material.
  • the adhesion layer 530 may also be a conducting layer.
  • the first 516 a and second 516 b faces of the groove 514 define a cavity.
  • the another semiconductor material 522 comprises a first 524 a and a second 524 b surface which defines an aperture 526 .
  • the aperture 526 in the another semiconductor material 522 extends 40% of the distance into the cavity.
  • the groove 514 is symmetrical, but the aperture 526 in the another semiconductor material 522 is asymmetrical.
  • the first surface 524 a of the another semiconductor material 522 has a shallower slope, that is a lesser angle relative to the longitudinal axis of the substrate 512 , than the second surface 524 b of the another semiconductor material 522 .
  • the aperture 526 is located off-centre, that is the aperture 526 is located closer to the second face 516 b of the groove 514 and farther from the first face 516 a of the groove 514 , such that the thickness of the another semiconductor 522 is thicker at the first face 516 a of the groove 514 and thinner at the second face 516 b of the groove 514 .
  • the first 524 a and second 524 b surfaces of the aperture 526 are substantially parallel to the first 516 a and second 516 b faces respectively of the groove 514 .
  • the first 516 a and second 516 b faces of the groove 514 each have a first 516 aa & 516 ba and a second 516 ab & 516 bb end.
  • FIG. 1 f shows a sixth embodiment of an optoelectronic device 810 .
  • the reference numbers are the same except preceded by an “8”.
  • the FIG. 1 f embodiment is similar to the FIG. 1 a embodiment, such that the optoelectronic device 810 comprises a symmetrical v-shaped groove 814 .
  • the groove 814 comprises a first face 816 a , a second face 816 b , a conductor material 818 and a semiconductor material 820 , all in contact with another semiconductor material 822 .
  • the first 816 a and second 816 b faces of the groove 814 each have a first 816 aa & 816 ba and a second 816 ab & 816 bb end.
  • the conductor material 818 and the semiconductor material 820 overlap on a portion of the substrate 812 , such as between two individual grooves in a series of grooves.
  • the optoelectronic device 810 further comprises an adhesion layer 830 comprising aluminium and/or chromium, or other suitable material, such as SiO x which is an insulating layer shown to improve adhesion.
  • the adhesion layer 830 may also be a conducting layer.
  • the another semiconductor 822 material has a first surface 824 a substantially parallel to the first face 816 a of the groove 814 and a second surface 824 b substantially parallel to the second face 816 b of the groove 814 .
  • the aperture 826 is located off-centre, that is the aperture 826 is located closer to the second face 816 b of the groove 814 and farther from the first face 816 a of the groove 814 , such that the thickness of the another semiconductor 822 is thicker at the first face 816 a of the groove 814 and thinner at the second face 816 b of the groove 814 .
  • FIG. 1 g shows a seventh embodiment of an optoelectronic device 910 .
  • the reference numbers are the same except preceded by a “9”.
  • the FIG. 1 g embodiment is similar to the FIG. 1 f embodiment, such that the optoelectronic device 910 comprises a symmetrical v-shaped groove 914 .
  • the groove 914 comprises a first face 916 a , a second face 916 b , a conductor material 918 and a semiconductor material 920 , all in contact with another semiconductor material 922 .
  • the first 916 a and second 916 b faces of the groove 914 each have a first 916 aa & 916 ba and a second 916 ab & 916 bb end.
  • the conductor material 918 and the semiconductor material 920 overlap on a portion of the substrate 912 , such as between two individual grooves in a series of grooves.
  • the optoelectronic device 910 further comprises an adhesion layer 930 comprising aluminium and/or chromium.
  • the adhesion layer 930 may also be a conducting layer.
  • the first 916 a and second 916 b faces of the groove 914 define a cavity.
  • the another semiconductor 922 material has a first surface 924 a substantially parallel to the first face 916 a of the groove 914 and a second surface 924 b substantially parallel to the second face 916 b of the groove 914 .
  • the aperture 926 is located off-centre, that is the aperture 926 is located closer to the first face 916 a of the groove 914 and farther from the second face 916 b of the groove 914 , such that the thickness of the another semiconductor 922 is thicker at the second face 916 b of the groove 914 and thinner at the first face 916 a of the groove 914 .
  • the aperture 926 in the another semiconductor material 922 extends 80% of the distance into the cavity.
  • FIG. 1 h shows an eighth embodiment of an optoelectronic device 1010 .
  • the optoelectronic device 1010 comprises a substrate 1012 comprising a groove 1014 .
  • the groove 1014 is v-shaped, and comprises a first face 1016 a , a second face 1016 b , a conductor material 1018 and a semiconductor material 1020 , all in contact with another semiconductor material 1022 .
  • the first 1016 a and second 1016 b faces of the groove 1014 each have a first 1016 aa & 1016 ba and a second 1016 ab & 1016 bb end.
  • the first 1016 a and second 1016 b faces of the groove 1014 define a cavity.
  • the another semiconductor 1022 material has a first surface 1024 a substantially parallel to the first face 1016 a of the groove 1014 and a second surface 1024 b substantially parallel to the second face 1016 b of the groove 1014 , the first surface 1024 a and the second surface 1024 b defining an aperture 1026 .
  • the semiconductor material 1020 on the first surface of the substrate adjacent the groove 1014 and therefore on the first side of the groove is coated with an insulator material 1040 .
  • the insulator material 1040 is on top of the semiconductor material 1020 on the first surface of the substrate.
  • the optoelectronic device 1010 further comprises an adhesion layer 1030 .
  • the first face of the groove 1016 a and a first surface of the substrate adjacent the groove 1014 make up the first side of the groove.
  • the insulator material is an electrical insulator material.
  • the insulator material electrically insulates the semiconductor material 1020 on the first surface of the substrate adjacent the groove from the another semiconductor 1022 in the groove 2014 .
  • FIG. 2 shows a plan view of the optoelectronic device 10 comprising a substrate 11 having a surface comprising a first 14 a and a second 14 b series of grooves and a channel 15 therebetween.
  • the optoelectronic device 10 is a solar photovoltaic cell.
  • the optoelectronic device 10 includes a mixture of interdigitated (parallel connected) and cascaded (series connected) grooves 14 .
  • the channel 15 is a means to separate but also connect the cascaded (series connected) grooves 14 a & 14 b in parallel, in order to make it possible to extract the desired electric charge generated at the voltage designed by the number of cascaded groove structures 14 a & 14 b.
  • a first area 32 a carries a positive charge and a second area 32 b carries a negative charge.
  • FIG. 3 shows a cross-sectional view of the optoelectronic device 10 .
  • the optoelectronic device 10 has a structured surface 10 a and a flat surface 10 b .
  • the first 14 a and second 14 b series of cascaded groove structures lie either side of the delineation feature 15 .
  • the delineation feature 15 represents an inactive area of the optoelectronic device 10 .
  • Charge extraction conductors 34 a & 34 b of the delineation feature 15 form input and output connections to the semiconductor material (not shown) in the cavities of the cascaded groove structures 14 a & 14 b.
  • the optoelectronic device 10 may be made in various different ways using different techniques and process steps.
  • One way to make the optoelectronic device 10 is to use an off-axis directional coating process to apply the coat of conductor material 18 , semiconductor material 20 , and another semiconductor material 22 to the substrate 12 comprising the groove 14 .
  • the off-axis directional coating process may include spraying the conductor material 18 , semiconductor material 20 , and another semiconductor material 22 at an angle relative to the plane of the substrate, and therefore also the groove, such that only the first 16 a or second 16 b face of the groove 14 is coated. This is typically because the coating is substantially restricted by viewing angle to only one of the first or second face.
  • the off-axis directional coating process may include using a shield to restrict the coating of the conductor material 18 , semiconductor material 20 or another semiconductor material 22 onto the at least first 16 a and/or second 16 b face of the groove 14 .
  • the off-axis directional coating process may be repeated using more than one conductor material 20 , semiconductor material 22 and/or another semiconductor material 22 .
  • the another semiconductor 22 material having a first surface 24 a substantially parallel to the first face 16 a of the groove 14 and a second surface 24 b substantially parallel to the second face 16 b of the groove 14 is applied to the substrate 12 using a ultrasonic spray coating process such that the first and second surfaces 24 a & 24 b define an aperture 26 in the another semiconductor 22 .
  • the another semiconductor 22 material is applied in multiple conformal thin coatings. Thin is understood to mean less than or equal to about 20% of the final coating thickness.
  • the substrate 12 is a structured surface and is produced by patterning a surface of the substrate.
  • the off-axis directional coating requires that the coating occurs from an angle relative to the groove 14 .
  • the coating is sprayed into the groove 14 and deposited from either side of a vertical axis.
  • the off-axis directional coating is performed in a partial vacuum.
  • the partial vacuum ensures the coating material from the source has a sufficient mean free path, that is a direct and un-diverted path, and that the substrate is substantially free from interactions with gas or atmospheric molecules.
  • Spray may refer to any type of directional coating of individual elements and/or droplets, the dimensions of which are smaller than or at least comparable to the dimensions of the groove.
  • the off-axis directional coating means that the coating of the various materials is substantially restricted by viewing angle to only one side of the groove 14 .
  • the acceptable limits of off-axis directional coating are defined by the type of structure and/or substrate onto which the coating is deposited.
  • the coatings are discontinuous over a surface of the structure and/or substrate because of the fine structure or type of structure or substrate used.
  • the process of off-axis directional coating is further described in WO 2012/175902A1.
  • the process of off-axis directional coating may be referred to as Glancing Angle Deposition (GLAD).
  • GLAD Glancing Angle Deposition

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Sustainable Development (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Energy (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Led Devices (AREA)
  • Photovoltaic Devices (AREA)

Abstract

An optoelectronic device comprising a substrate comprising a groove having a first and a second face. The first face of the groove is coated with a conductor material and the second face of the groove coated with a semiconductor material. The conductor material and the semiconductor material are in contact with another semiconductor material in the groove. There is an aperture in the another semiconductor material. The first face, second face, the conductor material and the semiconductor material are all in contact with the another semiconductor material in the groove.

Description

The present invention relates to an optoelectronic device and more specifically a solar photovoltaic cell.
The term photovoltaic refers to the production of electricity, normally direct electrical current, from light at the junction between two materials that are exposed to the light. The light is normally sunlight and therefore photovoltaic is often referred to as solar photovoltaic. It is known to use semiconductors for the two materials. The semiconductor materials used exhibit a photovoltaic effect.
The two semiconductors are usually a p-type and an n-type semiconductor material. When joined together the boundary or interface between the two types of semiconductor material is referred to as a p-n junction. This type of p-n junction is usually created by doping one material with the other material. The doping may be by diffusion, ion implantation or epitaxy.
A p-n junction can be found in most optoelectronic devices that use semiconductors. These optoelectronic devices include photovoltaic or solar photovoltaic cells, diodes, light-emitting diodes (LEDs) and transistors. The p-n junction can be thought of as the active site where the generation or consumption of electrical energy occurs.
The demand for sources of renewable energy has driven significant improvements in the cost and efficiency of solar photovoltaic cells but existing technology still represents a relatively expensive method of generating electricity. Also, existing solar photovoltaic cells are relatively inefficient compared to other methods of generating electricity and are relatively fragile, that is they are relatively easily damaged.
The present invention aims to mitigate one or more of the disadvantages of existing solar photovoltaic cells.
In accordance with a first aspect of the present invention there is provided an optoelectronic device comprising:
    • a substrate comprising a groove having a first and a second face;
    • the first face of the groove coated with a conductor material and the second face of the groove coated with a semiconductor material;
    • the conductor material and the semiconductor material in contact with another semiconductor material in the groove; and
    • wherein there is an aperture in the another semiconductor material.
It may be an advantage of the present invention that the aperture makes the optoelectronic device less susceptible to shorting and/or shunting across the groove. The aperture in the another semiconductor material typically increases the length of a charge transfer path/route across the top of the groove and this makes the optoelectronic device less susceptible to shunting.
Shunting is a parasitic parallel resistance across the optoelectronic device. Maximising shunt resistance makes the optoelectronic device more efficient. A higher shunting resistance reduces the occurrence of shunting. The aperture in the another semiconductor material typically minimises the structural shunting effects and this reduces the deleterious effect of shunting on the optoelectronic device.
Shunting also typically includes counter-electromotive forces EMF or CEMF. These back electromotive forces are the electromotive forces or voltage that push against the desired current which is generated on the face coated with the semiconductor.
This electrical pathway or connection will typically produce two diodes in opposite directions. One diode will typically have a greater, normally much greater, area and this diode will normally dominate the function of the device. This may be due in part to its relative size and in part to the possible path through the conductor material.
The another semiconductor material typically has a first surface substantially parallel to the first face of the groove and a second surface substantially parallel to the second face of the groove, the first and second surfaces defining the aperture in the another semiconductor material.
The first face of the groove and a first surface of the substrate adjacent the groove typically make up a first side of the groove. The second face of the groove and a second surface of the substrate adjacent the groove typically make up a second side of the groove. The first and second surfaces adjacent the groove are typically at least substantially parallel with and/or in the same plane as the substrate. The first and second side of the groove are typically on the same surface of the substrate.
The first and second sides of the groove may each be coated with the conductor material and the semiconductor material.
The first face, second face, the conductor material and the semiconductor material are typically all in contact with the another semiconductor material in the groove.
The first surface of the another semiconductor may be parallel at least in part to the first face of the groove and the second surface of the another semiconductor may be parallel at least in part to the second face of the groove.
The aperture may be referred to as a gap and/or crack. The shape of the aperture is typically substantially conformal with the shape of the groove. The shape of the aperture may match the shape of the groove.
The first and second surfaces of the another semiconductor may be referred to as sides of the aperture. The sides of the aperture may be substantially parallel to the first and second faces of the groove respectively. The sides of the aperture may be steeper or shallower than the first and/or second faces of the groove but are still be considered substantially parallel.
The first and the second face of the groove typically define a cavity of the groove therebetween. The aperture normally extends down into the cavity. The aperture typically extends down into the cavity between the first and second face of the groove.
The another semiconductor material may occupy from 15 to 75%, optionally from 20 to 50% of the volume of the cavity of the groove. When for example the another semiconductor material occupies from 20 to 50% of the volume of the cavity, a remaining 70 to 40% corresponds to the aperture in the another semiconductor material. The conductor material and semiconductor material account for the remaining volume. The volume of the cavity occupied by the another semiconductor material may be related to the shape of the groove.
The aperture in the another semiconductor material may extend up to 90%, optionally from 20 to 80% and typically from 50 to 80% of the distance into the cavity of the groove. It may be an advantage of the present invention that a crack in the semiconductor material that extends about 50% of the distance into the cavity from the top of the cavity may increase the electrical current generated by the optoelectronic device. The distance the crack in the semiconductor material extends into the cavity from the top of the cavity may be related to the shape of the groove.
The conductor material may coat and/or cover from 20 to 80%, normally from 40 to 60% and typically about 50% of the first face of the groove. The conductor material may coat and/or cover about 75% of the first face of the groove. The semiconductor material may coat and/or cover from 20 to 80%, normally from 40 to 60% and typically about 50% of the second face of the groove. The semiconductor material may coat and/or cover about 75% of the second face of the groove.
It may be an advantage of the present invention that when the conductor material and/or semiconductor material coats and/or covers about 50%, preferably about 75%, of the first face and/or second face of the groove respectively, one or more of the efficiency, electrical current generated, power output and photoelectric conversion efficiency of the optoelectronic device is increased.
The another semiconductor in the groove may be, and/or may be referred to as, coated on the first and second face of the groove. The coat of the another semiconductor material may be from 50 nm to 1000 nm thick, normally from 100 nm to 500 nm thick and typically from 100 to 200 nm thick. The coat of the another semiconductor material may therefore be referred to as a relatively thin coating.
It may be an advantage of the present invention that when the another semiconductor thickness is about 200 nm, one or more of the efficiency, electrical current generated, power output and photoelectric conversion efficiency of the optoelectronic device is increased. When the another semiconductor thickness is about 200 nm, the width of the groove may be about 1 μm, although this may vary for different groove shapes. One or more of the efficiency, electrical current generated, power output and photoelectric conversion efficiency of the optoelectronic device may be increased further if the thickness of the another semiconductor is about 200 nm thick and the conductor material and/or semiconductor material coats and/or covers about 50% of the first face and/or second face of the groove respectively, when the groove is v-shaped, 1 μm deep and 1 μm wide. One or more of the efficiency, electrical current generated, power output and photoelectric conversion efficiency of the optoelectronic device may be yet further increased if the another semiconductor material occupies about 40% of the volume of the cavity of the groove and the conductor material and/or semiconductor material coats and/or covers about 50% of the first face and/or second face of the groove respectively.
Increasing one or more of the efficiency, electrical current generated, power output and photoelectric conversion efficiency may reduce the overall cost of the optoelectronic device.
The applicant notes that the advantage provided by a relatively thin coating of the another semi-conductor is counterintuitive, as a thinner coating would be expected to increase the path length of any charge transfer and thereby reduce the photoelectric conversion efficiency of the optoelectronic device. In contrast, the thinner coating corresponds with an increase in the effective current in the groove and thereby increases the photoelectric conversion efficiency of the optoelectronic device.
The first and second faces of the groove may each have a first and a second end. The first ends are typically in contact at a bottom of the cavity, the second ends detached at a top of the cavity. The another semiconductor is typically discontinuous, normally substantially discontinuous between the second end of the first face of the groove and the second end of the second face of the groove.
The first face of the groove will typically be coated with the another semiconductor where the conductor does not coat the first face of the groove. The second face of the groove will typically be coated with the another semiconductor where the semiconductor does not coat the second face of the groove.
The coat of the another semiconductor is typically substantially the same thickness across the first face of the groove, second face of the groove, conductor material and semiconductor material. The coat of the another semiconductor typically has a uniform thickness.
The groove may be any shape. The groove may be v-shaped, rounded or square. The cavity may have a flat bottom.
The substrate may comprise a first and a second series of grooves and a channel therebetween. The groove referred to above may be any one of the grooves of the first and/or second series of grooves. The channel typically transects the grooves of the first and second series of grooves.
It may be an advantage of the present invention that the channel separates the first and second series of grooves such that an electrical current can be taken from or supplied to the first series of grooves in isolation from the second series of grooves.
The first and second series of grooves are typically elongate grooves. The channel between the first and second series of grooves is typically an elongate channel.
The channel typically transects the grooves of the first and second series of grooves at or towards an end of each groove. The channel typically transects or crosses the grooves of the first series of grooves towards an end of each groove and then passes between the first and second series of grooves before transecting or crossing the grooves of the second series of grooves towards an opposite and/or opposing end of each groove.
The first face of the groove is normally at a first angle relative to a normal from the substrate and the second face of the groove is normally at a second angle relative to the normal from the substrate. The first angle is normally from 45 to less than or equal to 90°. The second angle is normally from 45 to less than or equal to 90°. The normal from the substrate is typically a line substantially parallel with the longitudinal axis or plane of the substrate.
The semiconductor material on the first surface of the substrate adjacent the groove and therefore on the first side of the groove may be coated with an insulator material. The insulator material is typically on top of the semiconductor material.
It may be an advantage of the present invention that the insulator material makes the optoelectronic device less susceptible to shorting and/or shunting across the groove. The insulator material normally insulates, typically electrically insulates, the semiconductor material on the first surface of the substrate adjacent the groove from the another semiconductor in the groove. The insulator material may increase the length of and/or mitigate a charge transfer path/route across the top of the groove and this typically makes the optoelectronic device less susceptible to shunting.
The insulator material is typically an electrical insulator material.
The semiconductor material is typically an n-type semiconductor material. The another semiconductor material is typically a p-type semiconductor material. In an alternative embodiment the semiconductor material is a p-type semiconductor material and the another semiconductor material is an n-type semiconductor material.
The n-type and p-type semiconductors may comprise one or more of silicon, amorphous silicon, hydrogenated amorphous silicon, aluminium, germanium, gallium nitride, gallium arsenide, aluminium phosphide, aluminium arsenide, copper iodide, zinc oxide, lead sulphide, selenium, boron phosphide, boron arsenide, gallium, indium nitride, indium phosphide, cadmium selenide, cadmium sulphide, cadmium telluride, zinc sulphide, zinc selenide, zinc telluride, copper chloride, copper sulphide, copper oxide, tin sulphide, tin telluride, zinc phosphide, titanium oxide, tin oxide, lithium niobate, lead iodide, gallium selenide, tin sulphide, iron oxide, nickel oxide, copper indium selenide, copper zinc tin sulphide, iron disulphide and copper zinc antimony sulphide.
The n-type semiconductor typically comprises one or more of silicon, germanium, phosphorus, selenium, tellurium, cadmium sulphide, zinc, indium, tin, oxides of the above and doped semiconducting oxides.
The p-type semiconductor typically comprises one or more of silicon, germanium, cadmium telluride, copper indium gallium selenide (‘CIGS’), copper indium gallium diselenide, copper indium selenide (CIS), copper gallium selenide, copper oxide, boron, beryllium, zinc, cadmium, copper zinc tin sulphide (CZTS), perovskite, calcium titanium oxide, calcium titanate and lead sulphite.
The semiconductor and another semiconductor materials may meet at an interface and/or boundary. The interface is typically referred to as a p-n junction. The semiconductor and another semiconductor materials may together be referred to as an active material. The semiconductor and the another semiconductor are typically different materials.
The conductor material is typically ohmic and/or an ohmic contact to the another semiconductor material. The semiconductor material is typically rectifying and/or a rectifying contact to the another semiconductor material.
The active material may be deposited in the cavity and on the first and second face of the cavity and may provide ohmic and rectifying contacts for insertion or extraction of charge from the active material. The active material may be one or more of photovoltaic, light emitting and ion conducting.
The second face of the groove may be coated with a conductor material and the semiconductor material. The conductor material coated on the first face of the groove may be the same as the conductor material coated on the second face of the groove but it may be different. The conductor material coated on the first and/or second face may be an electrical conductor. The conductor material coated on the first and/or second face of the groove may comprise one or more of aluminium, bismuth, cadmium, chromium, copper, gallium, gold, indium, lead, magnesium, manganese, samarium, scandium, silver, tin, zinc, terbium, selenium, molybdenum, yttrium, holmium, calcium, nickel, tungsten, platinum, palladium and vanadium.
The another semiconductor material may be an electron blocking material such as molybdenum trioxide. The electron blocking material may be a hole transporting, electron blocking material, such as vanadium pentoxide, tantalum pentoxide, spiro-polymers, and p-dot polymers. The semiconductor material may be a heterojunction, that is a mixture of one or more of a p-type semiconductor, n-type semiconductor and donor acceptor material.
Normally a portion, normally a substantial portion, of the first and second series of grooves and channel therebetween are substantially parallel, typically parallel to one another. The channel may extend across the first and second series of grooves and typically across the end of the first and second series of grooves. The channel may extend across the first and second series of grooves and typically across opposing ends of the first and second series of grooves.
The channel may extend both perpendicular to and parallel to the first and second series of grooves. Normally the channel is perpendicular to the first and second series of grooves when it extends across the ends of the first and second series of grooves. Normally the channel is parallel to the first and second series of grooves when it extends between the first and second series of grooves. The angle at which the channel may extend across the ends of the first and second series of grooves can be variable and optionally be from 0 to 90°, normally from 35 to 55° and typically be 45°.
When the channel extends both perpendicular to and parallel to the first and second series of grooves, the channel may be referred to as running in at least two directions to connect said first and second series of grooves.
When the channel extends substantially perpendicular and across the ends of the first and second series of grooves, it may also extend in at least two directions relative to the first and second series of grooves. When the channel extends in at least two directions relative to the first and second series of grooves it typically forms a zigzag shape.
A surface of the substrate comprising the first and second series of grooves and a channel therebetween may be referred to as a structured surface. The structured surface is typically not flat. The substrate may have another surface that is flat.
The channel may be referred to as a delineation feature. The channel typically separates the first and second series of grooves. The channel typically has a first and a second face and a channel cavity therebetween. At least the first face of the channel may be coated with the conductor material and the second face of the channel may be coated with the semiconductor material. The second face of the channel may also be coated with the conductor material. The first and second faces of the channel are normally at least partially in contact with the another semiconductor material. The term ‘in contact with’ may include ‘coated with’.
The first face of the channel is typically at a first angle relative to a normal from the substrate and the second face of the channel is typically at a second angle relative to a normal from the substrate. The first face of the channel and the second face of the channel may be perpendicular to the plane of the substrate. The first angle is normally from 45 to less than or equal to 90°. The second angle is normally from 45 to less than or equal to 90°.
There is usually no electrical communication between the conductor material on the first face of the channel, semiconductor material on the second face of the channel and the another semiconductor material on the first and second faces of the channel.
A first side and a second side of the channel may provide the positive and negative poles of an electrical circuit. The first and second sides may be in electrical communication with the conductor material on the first and second faces of the channel respectively. The first side of the channel may be in electrical communication, typically attached to, the positive pole of the electrical circuit. The second side of the channel may be in electrical communication, typically attached to, the negative pole of the electrical circuit.
The first and second sides of the channel may be adjacent to the channel. The first and second sides of the channel may be at least substantially parallel to the plane of the substrate.
The channel is typically non-conductive. The channel typically separates and/or insulates the first and second sides of the channel from one another.
The optoelectronic device may be referred to as a two terminal device. The first and second series of grooves may be referred to as cascaded groove structures. In use the device may be fabricated in a series arrangement and operated in a parallel or a combined series and parallel arrangement.
The channel cavity between the first and second faces of the channel may be any shape and is normally U-shaped, V-shaped or semi-spherical. The channel cavity between the first and second faces of the channel may have a flat bottom. The shape of the cavity between the first and second faces of the first and second series of grooves may be the same or different to the shape of the channel cavity between the first and second faces of the channel.
The bottom of the channel cavity may be flat or may be rutted. The rutted bottom of the channel cavity may be referred to as uneven or rough. The rutted bottom of the channel cavity typically increases the surface area of the bottom of the channel cavity. Increasing the surface area of the bottom of the channel cavity may help to ensure the channel separates and/or insulates the first and second sides of the channel from one another.
The channel and grooves of the first and second series of grooves typically have a depth measured from an upper surface of the substrate to a point in the channel or groove furthest from the upper surface.
The depth of the channel is typically greater than the depth of the grooves of the first and second series of grooves. The depth of the channel may be at least twice the depth of the grooves of the first and second series of grooves.
The channel has a depth and a width. The depth of the channel is typically twice the width of the channel. The aspect ratio for the depth to the width of the channel is therefore typically about 2:1.
The first and second series of grooves typically form a series of ridges and cavities. The first and second series of grooves may comprise at least 2 cavities, typically from 2 to 500 cavities.
Each of the grooves of the first and second series of grooves is typically from 5 to 200 mm long, normally from 5 to 1000 mm long and preferably 330 mm long. Each of the grooves of the first and second series of grooves is typically from 0.3 to 100 μm wide, normally from 0.3 to 5 μm wide.
The substrate may comprise a curable resin and in particular a UV curable resin. The substrate may comprise one or more of an acrylic resin coated onto polyvinyl chloride (PVC), acrylic resin coated onto polyethylene terephthalate (PET), acrylic resin coated onto polyethylene naphthalate (PEN), a biopolymer coated onto polyvinyl chloride (PVC), a biopolymer coated onto polyethylene terephthalate (PET) and a biopolymer coated onto polyethylene naphthalate (PEN).
The first and second series of cascaded groove structures may comprise the substrate.
The optoelectronic device is typically a solar photovoltaic cell.
The optoelectronic device may be one or more of attached, secured and applied to a vehicle, for example a car or lorry, a house, for example a roof, and any other surface of a permanent structure. The permanent structure may be man-made or natural.
A surface that the optoelectronic device is one or more of attached, secured and applied to may be flat or uneven, that is one or more of rough, bumpy, irregular and/or rutted.
Embodiments of the invention will now be described by way of example only and with reference to the accompanying drawings, in which:
FIG. 1a is a cross-sectional view of a groove of an optoelectronic device according to a first embodiment of the present invention;
FIG. 1b is a cross-sectional view of a groove of an optoelectronic device according to a second embodiment of the present invention;
FIG. 1c is a cross-sectional view of a groove of an optoelectronic device according to a third embodiment of the present invention;
FIG. 1d is a cross-sectional view of a groove of an optoelectronic device according to a fourth embodiment of the present invention;
FIG. 1e is a cross-sectional view of a groove of an optoelectronic device according to a fifth embodiment of the present invention;
FIG. 1f is a cross-sectional view of a groove of an optoelectronic device according to a sixth embodiment of the present invention;
FIG. 1g is a cross-sectional view of a groove of an optoelectronic device according to an seventh embodiment of the present invention;
FIG. 1h is a cross-sectional view of a groove of an optoelectronic device according to an eighth embodiment of the present invention;
FIG. 2 is a plan view of the optoelectronic device; and
FIG. 3 is a cross-sectional view of the grooves and channel of the optoelectronic device.
FIG. 1a shows an optoelectronic device 10 comprising a substrate 12 comprising a groove 14 having a first 16 a and a second 16 b face. The first face 16 a of the groove is coated with a conductor material 18 and the second face 16 b of the groove is coated with a semiconductor material 20. The conductor material 18 and semiconductor material 20 are in contact with another semiconductor material 22 in the groove. There is an aperture 26 in the another semiconductor material 22.
The first face 16 a, second face 16 b, conductor material 18 and semiconductor material 20 are in contact with the another semiconductor material 22. The another semiconductor 22 material has a first surface 24 a substantially parallel to the first face 16 a of the groove 14 and a second surface 24 b substantially parallel to the second face 16 b of the groove 14, the first and second surfaces 24 a &24 b defining the aperture 26 in the another semiconductor material 22.
The aperture 26 in the another semiconductor material 22 increases the length of a charge transfer path across the top of the groove 14 and this makes the optoelectronic device 10 less susceptible to shunting.
The shape of the aperture 26 is conformal with the shape of the groove 14. The shape of the aperture 26 matches the shape of the groove 14.
The first 24 a and second 24 b surfaces of the another semiconductor are often referred to as sides of the aperture. In FIG. 1 the slope of the sides 24 a & 24 b of the aperture match the slope of the first and second faces 16 a & 16 b of the groove 14 respectively.
The first 16 a and the second 16 b face of the groove define a cavity of the groove 14 therebetween. FIG. 1 shows the aperture 26 extending down into the cavity between the first 16 a and second 16 b face of the groove 14. The another semiconductor material 22 occupies 75% of the volume of the cavity of the groove 14. A remaining 15% corresponds to the aperture 26 in the another semiconductor material 22. It is appreciated that the conductor material 18 and semiconductor material 20 occupy some of the cavity space and therefore account for some of the volume of the cavity not occupied by the another semiconductor material 22, although this volume is relatively small.
The aperture 26 in the another semiconductor material extends 50% of the distance into the cavity; the conductor material 18 coats 50% of the first face 16 a of the groove 14; and the semiconductor material 20 coats 50% of the second face 16 b of the groove 14. The efficiency of the optoelectronic device 10 is thereby increased compared to other % coatings.
The first face 16 a of the groove 14 is in contact with the another semiconductor 22 where the conductor 18 does not coat the first face of the groove. The second face 16 b of the groove 14 is in contact with the another semiconductor 22 where the semiconductor 20 does not coat the second face of the groove.
The another semiconductor 22 is substantially the same thickness across the first face 16 a of the groove 14, second face 16 b of the groove 14, conductor material 18 and semiconductor material 20.
The first 16 a and second 16 b faces of the groove 14 each have a first 16 aa & 16 ba and a second 16 ab & 16 bb end. The first ends 16 aa & 16 ba are in contact at a bottom of the cavity, the second ends 16 ab & 16 bb are detached at a top of the cavity. The another semiconductor 22 is discontinuous between the second end 16 ab of the first face 16 a of the groove 14 and the second end 16 bb of the second face 16 b of the groove 14.
The groove 14 is v-shaped.
FIG. 1b shows a second embodiment of an optoelectronic device 210. Where the features are the same as the FIG. 1a embodiment, the reference numbers are the same except preceded by a “2”. The optoelectronic device 210 comprises a substrate 212 comprising a groove 214. The groove 214 comprises a first 216 a and second 216 b face defining a cavity 226 of the groove 214 therebetween. The groove 214 further comprises a conductor material 218, a semiconductor material 220, and another semiconductor material 222. The first 216 a and second 216 b faces of the groove 214 each have a first 216 aa & 216 ba and a second 216 ab & 216 bb end.
The conductor material 218 and the semiconductor material 220 overlap on a portion of the substrate 212, such as between two individual grooves in a series of grooves. The cavity has a flat bottom 217 with which the first end 216 aa & 216 ba of the first 216 a and second 216 b faces respectively contact with. The another semiconductor material 222 has a first surface 224 a substantially parallel to the first face 216 a of the groove 214, a second surface 224 b substantially parallel to the second face 216 b of the groove 214, and a third surface 224 c substantially parallel to the flat bottom 217 of the groove 214. The first, second and third surfaces 224 a, 224 b and 224 c define an aperture 226. The shape of the aperture 226 matches the shape of the groove 214.
FIG. 1c shows a third embodiment of an optoelectronic device 310. Where the features are the same as previous embodiments, the reference numbers are the same except preceded by a “3”. The optoelectronic device 310 comprises a substrate 312 comprising a groove 314. The groove 314 is rounded, and comprises a first face 316 a, a second face 316 b, a conductor material 318 and a semiconductor material 320, all in contact with another semiconductor material 322.
The conductor material 318 and the semiconductor material 320 overlap on a portion of the substrate 312, such as between two individual grooves in a series of grooves. The first 316 a and second 316 b faces of the groove 314 define a cavity. The another semiconductor material 322 comprises a first 324 a and a second 324 b surface which defines an aperture 326. The aperture 326 in the another semiconductor material 322 extends 75% of the distance into the cavity.
The first 316 a and second 316 b faces of the groove 314 each have a first 316 aa & 316 ba and a second 316 ab & 316 bb end. The slope of the surfaces 324 a & 324 b of the aperture 326 at the first ends 316 aa & 316 ba of the groove are steeper, that is they have a smaller angle relative to the longitudinal axis of the substrate 312, than the slope of the first 316 a and second 316 b faces of the groove 314, but the first 324 a and second 324 b surfaces of the aperture 326 are still overall substantially parallel to the first 316 a and second 316 b faces of the groove 314.
FIG. 1d shows a fourth embodiment of an optoelectronic device 410. Where the features are the same as previous embodiments, the reference numbers are the same except preceded by a “4”. The optoelectronic device 410 comprises a substrate 412 comprising a groove 414. The groove 414 is square shaped, and as such the cavity has a flat bottom 417. The groove 414 comprises a first face 416 a, a second face 416 b, a conductor material 418 and a semiconductor material 420, all in contact with another semiconductor material 422.
The conductor material 418 and the semiconductor material 420 overlap in a portion of the substrate 412, such as between two individual grooves in a series of grooves. The optoelectronic device 410 further comprises an adhesion layer 430 comprising aluminium and/or chromium. The adhesion layer 430 may also be a conducting layer. The adhesion layer improves overall charge extraction from the device.
The another semiconductor material 422 comprises a first 424 a and a second 424 b surface which define an aperture 426. The aperture 426 is located slightly off-centre, that is the aperture 426 is located closer to the second face 416 b of the groove 414 and farther from the first face 416 a of the groove 414. The thickness of the another semiconductor 422 is thicker at the first face 416 a of the groove 414 and thinner at the second face 416 b of the groove 414. The first 416 a and second 416 b faces of the groove 414 are substantially vertical. The first 424 a and second 424 b surfaces of the aperture 426 are substantially parallel to the first 416 a and second 416 b faces of the groove 414. The aperture 426 is tapered in shape. The first 416 a and second 416 b faces of the groove 414 each have a first 416 aa & 416 ba and a second 416 ab & 416 bb end.
FIG. 1e shows a fifth embodiment of an optoelectronic device 510. Where the features are the same as previous embodiments, the reference numbers are the same except preceded by a “5”. The optoelectronic device 510 comprises a substrate 512 comprising a groove 514. The groove 514 is v-shaped, and comprises a first face 516 a, a second face 516 b, a conductor material 518 and a semiconductor material 520, all in contact with another semiconductor material 522.
The conductor material 518 and the semiconductor material 520 overlap on a portion of the substrate 512, such as between two individual grooves in a series of grooves. The optoelectronic device 510 further comprises an adhesion layer 530 comprising aluminium and/or chromium, or other suitable material. The adhesion layer 530 may also be a conducting layer.
The first 516 a and second 516 b faces of the groove 514 define a cavity. The another semiconductor material 522 comprises a first 524 a and a second 524 b surface which defines an aperture 526. The aperture 526 in the another semiconductor material 522 extends 40% of the distance into the cavity. The groove 514 is symmetrical, but the aperture 526 in the another semiconductor material 522 is asymmetrical. The first surface 524 a of the another semiconductor material 522 has a shallower slope, that is a lesser angle relative to the longitudinal axis of the substrate 512, than the second surface 524 b of the another semiconductor material 522. The aperture 526 is located off-centre, that is the aperture 526 is located closer to the second face 516 b of the groove 514 and farther from the first face 516 a of the groove 514, such that the thickness of the another semiconductor 522 is thicker at the first face 516 a of the groove 514 and thinner at the second face 516 b of the groove 514.
The first 524 a and second 524 b surfaces of the aperture 526 are substantially parallel to the first 516 a and second 516 b faces respectively of the groove 514. The first 516 a and second 516 b faces of the groove 514 each have a first 516 aa & 516 ba and a second 516 ab & 516 bb end.
FIG. 1f shows a sixth embodiment of an optoelectronic device 810. Where the features are the same as previous embodiments, the reference numbers are the same except preceded by an “8”. The FIG. 1f embodiment is similar to the FIG. 1a embodiment, such that the optoelectronic device 810 comprises a symmetrical v-shaped groove 814. The groove 814 comprises a first face 816 a, a second face 816 b, a conductor material 818 and a semiconductor material 820, all in contact with another semiconductor material 822. The first 816 a and second 816 b faces of the groove 814 each have a first 816 aa & 816 ba and a second 816 ab & 816 bb end.
The conductor material 818 and the semiconductor material 820 overlap on a portion of the substrate 812, such as between two individual grooves in a series of grooves. The optoelectronic device 810 further comprises an adhesion layer 830 comprising aluminium and/or chromium, or other suitable material, such as SiOx which is an insulating layer shown to improve adhesion. The adhesion layer 830 may also be a conducting layer.
The another semiconductor 822 material has a first surface 824 a substantially parallel to the first face 816 a of the groove 814 and a second surface 824 b substantially parallel to the second face 816 b of the groove 814. The aperture 826 is located off-centre, that is the aperture 826 is located closer to the second face 816 b of the groove 814 and farther from the first face 816 a of the groove 814, such that the thickness of the another semiconductor 822 is thicker at the first face 816 a of the groove 814 and thinner at the second face 816 b of the groove 814.
FIG. 1g shows a seventh embodiment of an optoelectronic device 910. Where the features are the same as previous embodiments, the reference numbers are the same except preceded by a “9”. The FIG. 1g embodiment is similar to the FIG. 1f embodiment, such that the optoelectronic device 910 comprises a symmetrical v-shaped groove 914. The groove 914 comprises a first face 916 a, a second face 916 b, a conductor material 918 and a semiconductor material 920, all in contact with another semiconductor material 922. The first 916 a and second 916 b faces of the groove 914 each have a first 916 aa & 916 ba and a second 916 ab & 916 bb end.
The conductor material 918 and the semiconductor material 920 overlap on a portion of the substrate 912, such as between two individual grooves in a series of grooves. The optoelectronic device 910 further comprises an adhesion layer 930 comprising aluminium and/or chromium. The adhesion layer 930 may also be a conducting layer.
The first 916 a and second 916 b faces of the groove 914 define a cavity. The another semiconductor 922 material has a first surface 924 a substantially parallel to the first face 916 a of the groove 914 and a second surface 924 b substantially parallel to the second face 916 b of the groove 914. The aperture 926 is located off-centre, that is the aperture 926 is located closer to the first face 916 a of the groove 914 and farther from the second face 916 b of the groove 914, such that the thickness of the another semiconductor 922 is thicker at the second face 916 b of the groove 914 and thinner at the first face 916 a of the groove 914. The aperture 926 in the another semiconductor material 922 extends 80% of the distance into the cavity.
FIG. 1h shows an eighth embodiment of an optoelectronic device 1010. Where the features are the same as previous embodiments, the reference numbers are the same except preceded by a “10”. The optoelectronic device 1010 comprises a substrate 1012 comprising a groove 1014. The groove 1014 is v-shaped, and comprises a first face 1016 a, a second face 1016 b, a conductor material 1018 and a semiconductor material 1020, all in contact with another semiconductor material 1022. The first 1016 a and second 1016 b faces of the groove 1014 each have a first 1016 aa & 1016 ba and a second 1016 ab & 1016 bb end.
The first 1016 a and second 1016 b faces of the groove 1014 define a cavity. The another semiconductor 1022 material has a first surface 1024 a substantially parallel to the first face 1016 a of the groove 1014 and a second surface 1024 b substantially parallel to the second face 1016 b of the groove 1014, the first surface 1024 a and the second surface 1024 b defining an aperture 1026.
The semiconductor material 1020 on the first surface of the substrate adjacent the groove 1014 and therefore on the first side of the groove is coated with an insulator material 1040. The insulator material 1040 is on top of the semiconductor material 1020 on the first surface of the substrate. The optoelectronic device 1010 further comprises an adhesion layer 1030.
The first face of the groove 1016 a and a first surface of the substrate adjacent the groove 1014 make up the first side of the groove.
The insulator material is an electrical insulator material. The insulator material electrically insulates the semiconductor material 1020 on the first surface of the substrate adjacent the groove from the another semiconductor 1022 in the groove 2014.
FIG. 2 shows a plan view of the optoelectronic device 10 comprising a substrate 11 having a surface comprising a first 14 a and a second 14 b series of grooves and a channel 15 therebetween.
The optoelectronic device 10 is a solar photovoltaic cell. The optoelectronic device 10 includes a mixture of interdigitated (parallel connected) and cascaded (series connected) grooves 14.
The channel 15 is a means to separate but also connect the cascaded (series connected) grooves 14 a & 14 b in parallel, in order to make it possible to extract the desired electric charge generated at the voltage designed by the number of cascaded groove structures 14 a & 14 b.
A first area 32 a carries a positive charge and a second area 32 b carries a negative charge.
FIG. 3 shows a cross-sectional view of the optoelectronic device 10. The optoelectronic device 10 has a structured surface 10 a and a flat surface 10 b. The first 14 a and second 14 b series of cascaded groove structures lie either side of the delineation feature 15. The delineation feature 15 represents an inactive area of the optoelectronic device 10.
Charge extraction conductors 34 a & 34 b of the delineation feature 15 form input and output connections to the semiconductor material (not shown) in the cavities of the cascaded groove structures 14 a & 14 b.
The optoelectronic device 10 may be made in various different ways using different techniques and process steps. One way to make the optoelectronic device 10 is to use an off-axis directional coating process to apply the coat of conductor material 18, semiconductor material 20, and another semiconductor material 22 to the substrate 12 comprising the groove 14.
The off-axis directional coating process may include spraying the conductor material 18, semiconductor material 20, and another semiconductor material 22 at an angle relative to the plane of the substrate, and therefore also the groove, such that only the first 16 a or second 16 b face of the groove 14 is coated. This is typically because the coating is substantially restricted by viewing angle to only one of the first or second face.
The off-axis directional coating process may include using a shield to restrict the coating of the conductor material 18, semiconductor material 20 or another semiconductor material 22 onto the at least first 16 a and/or second 16 b face of the groove 14.
The off-axis directional coating process may be repeated using more than one conductor material 20, semiconductor material 22 and/or another semiconductor material 22.
The another semiconductor 22 material having a first surface 24 a substantially parallel to the first face 16 a of the groove 14 and a second surface 24 b substantially parallel to the second face 16 b of the groove 14, is applied to the substrate 12 using a ultrasonic spray coating process such that the first and second surfaces 24 a &24 b define an aperture 26 in the another semiconductor 22. The another semiconductor 22 material is applied in multiple conformal thin coatings. Thin is understood to mean less than or equal to about 20% of the final coating thickness.
The substrate 12 is a structured surface and is produced by patterning a surface of the substrate.
The off-axis directional coating requires that the coating occurs from an angle relative to the groove 14. The coating is sprayed into the groove 14 and deposited from either side of a vertical axis. The off-axis directional coating is performed in a partial vacuum. The partial vacuum ensures the coating material from the source has a sufficient mean free path, that is a direct and un-diverted path, and that the substrate is substantially free from interactions with gas or atmospheric molecules.
Spray may refer to any type of directional coating of individual elements and/or droplets, the dimensions of which are smaller than or at least comparable to the dimensions of the groove.
The off-axis directional coating means that the coating of the various materials is substantially restricted by viewing angle to only one side of the groove 14. The acceptable limits of off-axis directional coating are defined by the type of structure and/or substrate onto which the coating is deposited. The coatings are discontinuous over a surface of the structure and/or substrate because of the fine structure or type of structure or substrate used.
The process of off-axis directional coating is further described in WO 2012/175902A1. The process of off-axis directional coating may be referred to as Glancing Angle Deposition (GLAD).
Modifications and improvements can be incorporated herein without departing from the scope of the invention.

Claims (16)

The invention claimed is:
1. An optoelectronic device comprising:
a substrate comprising a groove having a first face and a second face;
wherein the first face of the groove is partially coated with a conductor material and the second face of the groove is partially coated with a first semiconductor material;
wherein the groove is partially filled with a second semiconductor material such that the first face, the second face, the conductor material, and the first semiconductor material are all in contact with the second semiconductor material in the groove;
wherein the groove has a volume and the second semiconductor material occupies from 50 to 75% of the volume of the groove; and
wherein there is a crack in the second semiconductor material.
2. The optoelectronic device according to claim 1, wherein the second semiconductor material has a first surface substantially parallel to the first face of the groove and a second surface substantially parallel to the second face of the groove, such that the first surface and the second surface define the crack in the second semiconductor material.
3. The optoelectronic device according to claim 1, wherein the first face of the groove and a first surface of the substrate adjacent the groove make up a first side of the groove, the second face of the groove and a second surface of the substrate adjacent the groove make up a second side of the groove, and the first surface adjacent the groove and the second surface adjacent the groove are at least substantially parallel with and in the same plane as the substrate.
4. The optoelectronic device according to claim 3, wherein the first side of the groove and the second side of the groove are each coated with the conductor material and the first semiconductor material.
5. The optoelectronic device according to claim 1, wherein the groove has a shape, the crack has a shape, and the shape of the crack is substantially conformal with the shape of the groove.
6. The optoelectronic device according to claim 1, wherein the groove has a depth and the crack in the second semiconductor material extends from 20 to 80% into the depth of the groove.
7. The optoelectronic device according to claim 1, wherein the conductor material covers from 40 to 60% of the first face of the groove.
8. The optoelectronic device according to claim 1, wherein the first semiconductor material covers from 40 to 60% of the second face of the groove.
9. The optoelectronic device according to claim 1, wherein the groove is v-shaped, rounded, or square.
10. The optoelectronic device according to claim 1, wherein the substrate comprises a first series of grooves, a second series of grooves, and a channel between the first series of grooves and the second series of grooves, the groove of claim 1 being any one of the grooves of the first series of grooves or the second series of grooves.
11. The optoelectronic device according to claim 10, wherein the first series of grooves comprises a plurality of grooves, the second series of grooves comprises a plurality of grooves, wherein each of the plurality of grooves within the first series of grooves and the second series of grooves extends from a first end to a second end, and wherein the channel: transects each of the plurality of grooves of the first series of grooves towards the first end of each of the plurality of grooves, passes between the first series of groove and the second series of grooves, and transects each of the plurality of grooves of the second series of grooves towards the second end of each of the plurality of grooves.
12. The optoelectronic device according to claim 1, wherein the first semiconductor material is an n-type semiconductor material and the second semiconductor material is a p-type semiconductor material.
13. The optoelectronic device according to claim 1, wherein the first semiconductor material and the second semiconductor material are different materials so as to provide ohmic and rectifying contacts.
14. The optoelectronic device according to claim 10, wherein the channel has a depth, each of the plurality of grooves of the first series of grooves has a depth, each of the plurality of grooves of the second series of grooves has a depth, wherein the depth of each of the plurality of grooves within the first series of grooves is substantially the same as the depth of each of the plurality of grooves within the second series of grooves and the depth of the channel is at least twice the depth of each of the plurality of grooves of the first series of grooves.
15. The optoelectronic device according to claim 3, wherein the first semiconductor material on the first surface of the substrate adjacent the groove is further coated with an insulator material.
16. The optoelectronic device according to claim 1, wherein the optoelectronic device is a solar photovoltaic cell.
US16/091,595 2016-04-07 2017-04-06 Aperture in a semiconductor Active US10797184B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB1605916.4 2016-04-07
GB1605916.4A GB2549132A (en) 2016-04-07 2016-04-07 Aperture in a semiconductor
PCT/GB2017/050968 WO2017174993A1 (en) 2016-04-07 2017-04-06 Aperture in a semiconductor

Publications (2)

Publication Number Publication Date
US20190088803A1 US20190088803A1 (en) 2019-03-21
US10797184B2 true US10797184B2 (en) 2020-10-06

Family

ID=58548752

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/091,595 Active US10797184B2 (en) 2016-04-07 2017-04-06 Aperture in a semiconductor

Country Status (4)

Country Link
US (1) US10797184B2 (en)
EP (1) EP3440708A1 (en)
GB (1) GB2549132A (en)
WO (1) WO2017174993A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB201301683D0 (en) 2013-01-30 2013-03-13 Big Solar Ltd Method of creating non-conductive delineations with a selective coating technology on a structured surface
GB2549134B (en) 2016-04-07 2020-02-12 Power Roll Ltd Asymmetric groove
GB2549133B (en) 2016-04-07 2020-02-19 Power Roll Ltd Gap between semiconductors
GB201617276D0 (en) 2016-10-11 2016-11-23 Big Solar Limited Energy storage
GB202004534D0 (en) * 2020-03-27 2020-05-13 Power Roll Ltd Substrate for a two-terminal device
GB202004533D0 (en) * 2020-03-27 2020-05-13 Power Roll Ltd A two-terminal device
GB202101831D0 (en) * 2021-02-10 2021-03-24 Power Roll Ltd An electronic device and method of production thereof

Citations (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3948682A (en) 1974-10-31 1976-04-06 Ninel Mineevna Bordina Semiconductor photoelectric generator
US4110122A (en) 1976-05-26 1978-08-29 Massachusetts Institute Of Technology High-intensity, solid-state-solar cell device
US4283589A (en) 1978-05-01 1981-08-11 Massachusetts Institute Of Technology High-intensity, solid-state solar cell
US4295002A (en) 1980-06-23 1981-10-13 International Business Machines Corporation Heterojunction V-groove multijunction solar cell
US4335503A (en) 1980-12-24 1982-06-22 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Method of making a high voltage V-groove solar cell
US4379944A (en) 1981-02-05 1983-04-12 Varian Associates, Inc. Grooved solar cell for deployment at set angle
JPS6135573A (en) 1984-07-27 1986-02-20 Matsushita Electric Ind Co Ltd Manufacture of photovoltaic element
GB2210462A (en) 1987-09-29 1989-06-07 Toshiba Kk Capacitative device sensitive to the presence of materials
US5067985A (en) 1990-06-08 1991-11-26 The United States Of America As Represented By The Secretary Of The Air Force Back-contact vertical-junction solar cell and method
US5147468A (en) 1990-10-17 1992-09-15 Mitsubishi Denki Kabushiki Kaisha Photovoltaic semiconductor device and method for manufacturing the same
US5689358A (en) 1993-03-25 1997-11-18 Nippon Telegraph And Telephone Corporation Optical functional devices and integrated optical devices having a ridged multi-quantum well structure
US5782993A (en) * 1996-06-28 1998-07-21 Ponewash; Jackie Photovoltaic cells having micro-embossed optical enhancing structures
DE19943720A1 (en) 1999-09-02 2000-05-25 Wagemann Hans Guenther Solar cell module; has serially interconnected part-cells separated by grooves for their insulation
US6084175A (en) 1993-05-20 2000-07-04 Amoco/Enron Solar Front contact trenches for polycrystalline photovoltaic devices and semi-conductor devices with buried contacts
US6090661A (en) 1998-03-19 2000-07-18 Lsi Logic Corporation Formation of novel DRAM cell capacitors by integration of capacitors with isolation trench sidewalls
DE19937724C1 (en) 1999-08-10 2000-12-07 Bosch Gmbh Robert Light-emitting matrix display production comprises non-vacuum deposition of the first layer of an organic electroluminescent layer structure before producing local deposition-shadowing wall sections
WO2002059981A2 (en) 2001-01-24 2002-08-01 Universität Stuttgart Production of electrical connections in substrate openings on circuit units by means of angularly directed deposition of conducting layers
EP1427026A1 (en) 2001-08-13 2004-06-09 Josuke Nakata LIGHT−EMITTING OR LIGHT−RECEIVING SEMICONDUCTOR MODULE AND METHOD OF ITS MANUFACTURE
US6762359B2 (en) 2001-01-15 2004-07-13 Fuji Machine Mfg. Co., Ltd. Photovoltaic panel and method of producing same
US20050022860A1 (en) 2003-08-01 2005-02-03 Grenidea Ecodesign Pte Ltd Thin-film photovoltaic module
US20050115602A1 (en) * 2003-11-28 2005-06-02 Kyocera Corporation Photo-electric conversion cell and array, and photo-electric generation system
US20070034250A1 (en) 2005-07-27 2007-02-15 Rensselaer Polytechnic Institute Edge illumination photovoltaic devices and methods of making same
WO2007124725A1 (en) 2006-04-27 2007-11-08 CiS Institut für Mikrosensorik gGmbH Microsensor
US20080202581A1 (en) 2007-02-12 2008-08-28 Solasta, Inc. Photovoltaic cell with reduced hot-carrier cooling
US20090014056A1 (en) 2007-07-09 2009-01-15 Energy Related Devices, Inc. Micro concentrators elastically coupled with spherical photovoltaic cells
US20100089443A1 (en) 2008-09-24 2010-04-15 Massachusetts Institute Of Technology Photon processing with nanopatterned materials
JP2010529599A (en) 2007-05-31 2010-08-26 エンスディグリー テクノロジーズ ワールドワイド インコーポレーテッド Method of manufacturing an addressable and static electronic display, power generator or other electronic device
US20100275964A1 (en) 2007-09-28 2010-11-04 Sanyo Electric Co., Ltd. Solar cell, solar cell module, and method of manufacturing the solar cell
US20100285631A1 (en) 2008-01-02 2010-11-11 Blue Himmel Solar Pty Ltd Method of selectively doping a semiconductor material for fabricating a solar cell
US20100294539A1 (en) 2007-10-24 2010-11-25 Sekisui Chemical Co., Ltd. Electrically conductive microparticle, anisotropic electrically conductive material, connection structure, and method for production of electrically conductive microparticle
US20100294536A1 (en) 2009-05-25 2010-11-25 Fujifilm Corporation Transparent conductor and production method thereof
EP2256820A2 (en) 2009-05-25 2010-12-01 Nxp B.V. Photo-electronic device comprising a vertical p-n or p-i-n junction and manufacturing method thereof
US20110036391A1 (en) 2009-08-13 2011-02-17 Mccormick Fred B Conducting film or electrode with improved optical and electrical performance for display and lighting devices and solar cells
WO2011034908A1 (en) 2009-09-15 2011-03-24 Nthdegree Technologies Worldwide Inc. Light emitting, photovoltaic or other electronic apparatus and system and method of making same
US20110290323A1 (en) 2010-12-17 2011-12-01 Youngsik Lee Solar cell and method for manufacturing the same
JP2012049542A (en) 2010-08-26 2012-03-08 Korea Iron & Steel Co Ltd Integrated thin-film photovoltaic device and manufacturing method therefor
US20120080087A1 (en) 2009-04-06 2012-04-05 Phil Denby Photovoltaic cell
US20120298175A1 (en) 2010-01-06 2012-11-29 Stichting Energieonderzoek Centrum Nederland Solar panel module and method for manufacturing such a solar panel module
WO2012175902A1 (en) 2011-06-23 2012-12-27 Mfn Technology Limited Method of making a structure comprising coating steps and corresponding structure and devices
US20130160818A1 (en) 2011-12-22 2013-06-27 Hon Hai Precision Industry Co., Ltd. Solar cell system
US20130298980A1 (en) 2012-05-10 2013-11-14 International Business Machines Corporation Cone-shaped holes for high efficiency thin film solar cells
WO2014118545A1 (en) 2013-01-30 2014-08-07 Big Solar Limited Optoelectronic device and method of producing the same
US20140238461A1 (en) 2012-07-26 2014-08-28 Zhijiong Luo Solar cell unit and method for manufacturing the same
US20150132949A1 (en) 2010-01-13 2015-05-14 Xintec Inc. Fabrication methods of chip device packages
WO2015145166A1 (en) 2014-03-28 2015-10-01 Big Solar Limited Optoelectronic device and method of producing the same
US20160064583A1 (en) 2013-03-14 2016-03-03 Q1 Nanosystems Corporation Three-Dimensional Metamaterial Devices with Photovoltaic Bristles
WO2017174996A1 (en) 2016-04-07 2017-10-12 Big Solar Limited Gap between semiconductors
WO2017174997A1 (en) 2016-04-07 2017-10-12 Big Solar Limited Asymmetric groove

Patent Citations (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3948682A (en) 1974-10-31 1976-04-06 Ninel Mineevna Bordina Semiconductor photoelectric generator
US4110122A (en) 1976-05-26 1978-08-29 Massachusetts Institute Of Technology High-intensity, solid-state-solar cell device
US4283589A (en) 1978-05-01 1981-08-11 Massachusetts Institute Of Technology High-intensity, solid-state solar cell
US4295002A (en) 1980-06-23 1981-10-13 International Business Machines Corporation Heterojunction V-groove multijunction solar cell
US4335503A (en) 1980-12-24 1982-06-22 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Method of making a high voltage V-groove solar cell
US4379944A (en) 1981-02-05 1983-04-12 Varian Associates, Inc. Grooved solar cell for deployment at set angle
JPS6135573A (en) 1984-07-27 1986-02-20 Matsushita Electric Ind Co Ltd Manufacture of photovoltaic element
GB2210462A (en) 1987-09-29 1989-06-07 Toshiba Kk Capacitative device sensitive to the presence of materials
US5067985A (en) 1990-06-08 1991-11-26 The United States Of America As Represented By The Secretary Of The Air Force Back-contact vertical-junction solar cell and method
US5147468A (en) 1990-10-17 1992-09-15 Mitsubishi Denki Kabushiki Kaisha Photovoltaic semiconductor device and method for manufacturing the same
US5689358A (en) 1993-03-25 1997-11-18 Nippon Telegraph And Telephone Corporation Optical functional devices and integrated optical devices having a ridged multi-quantum well structure
US6084175A (en) 1993-05-20 2000-07-04 Amoco/Enron Solar Front contact trenches for polycrystalline photovoltaic devices and semi-conductor devices with buried contacts
US5782993A (en) * 1996-06-28 1998-07-21 Ponewash; Jackie Photovoltaic cells having micro-embossed optical enhancing structures
US6090661A (en) 1998-03-19 2000-07-18 Lsi Logic Corporation Formation of novel DRAM cell capacitors by integration of capacitors with isolation trench sidewalls
DE19937724C1 (en) 1999-08-10 2000-12-07 Bosch Gmbh Robert Light-emitting matrix display production comprises non-vacuum deposition of the first layer of an organic electroluminescent layer structure before producing local deposition-shadowing wall sections
DE19943720A1 (en) 1999-09-02 2000-05-25 Wagemann Hans Guenther Solar cell module; has serially interconnected part-cells separated by grooves for their insulation
US6762359B2 (en) 2001-01-15 2004-07-13 Fuji Machine Mfg. Co., Ltd. Photovoltaic panel and method of producing same
WO2002059981A2 (en) 2001-01-24 2002-08-01 Universität Stuttgart Production of electrical connections in substrate openings on circuit units by means of angularly directed deposition of conducting layers
EP1427026A1 (en) 2001-08-13 2004-06-09 Josuke Nakata LIGHT−EMITTING OR LIGHT−RECEIVING SEMICONDUCTOR MODULE AND METHOD OF ITS MANUFACTURE
US20040238833A1 (en) 2001-08-13 2004-12-02 Josuke Nakata Light-emitting or light-receiving semiconductor module and method of its manufacture
US20050022860A1 (en) 2003-08-01 2005-02-03 Grenidea Ecodesign Pte Ltd Thin-film photovoltaic module
US20050115602A1 (en) * 2003-11-28 2005-06-02 Kyocera Corporation Photo-electric conversion cell and array, and photo-electric generation system
US20070034250A1 (en) 2005-07-27 2007-02-15 Rensselaer Polytechnic Institute Edge illumination photovoltaic devices and methods of making same
WO2007124725A1 (en) 2006-04-27 2007-11-08 CiS Institut für Mikrosensorik gGmbH Microsensor
US20080202581A1 (en) 2007-02-12 2008-08-28 Solasta, Inc. Photovoltaic cell with reduced hot-carrier cooling
JP2010529599A (en) 2007-05-31 2010-08-26 エンスディグリー テクノロジーズ ワールドワイド インコーポレーテッド Method of manufacturing an addressable and static electronic display, power generator or other electronic device
US20100244056A1 (en) 2007-05-31 2010-09-30 Nthdegree Technologies Worldwide Inc. Addressable Or Static Light Emitting, Power Generating Or Other Electronic Apparatus
US20090014056A1 (en) 2007-07-09 2009-01-15 Energy Related Devices, Inc. Micro concentrators elastically coupled with spherical photovoltaic cells
US20100275964A1 (en) 2007-09-28 2010-11-04 Sanyo Electric Co., Ltd. Solar cell, solar cell module, and method of manufacturing the solar cell
US20100294539A1 (en) 2007-10-24 2010-11-25 Sekisui Chemical Co., Ltd. Electrically conductive microparticle, anisotropic electrically conductive material, connection structure, and method for production of electrically conductive microparticle
US20100285631A1 (en) 2008-01-02 2010-11-11 Blue Himmel Solar Pty Ltd Method of selectively doping a semiconductor material for fabricating a solar cell
US20100089443A1 (en) 2008-09-24 2010-04-15 Massachusetts Institute Of Technology Photon processing with nanopatterned materials
US20120080087A1 (en) 2009-04-06 2012-04-05 Phil Denby Photovoltaic cell
US20100294536A1 (en) 2009-05-25 2010-11-25 Fujifilm Corporation Transparent conductor and production method thereof
EP2256820A2 (en) 2009-05-25 2010-12-01 Nxp B.V. Photo-electronic device comprising a vertical p-n or p-i-n junction and manufacturing method thereof
US20110036391A1 (en) 2009-08-13 2011-02-17 Mccormick Fred B Conducting film or electrode with improved optical and electrical performance for display and lighting devices and solar cells
WO2011034908A1 (en) 2009-09-15 2011-03-24 Nthdegree Technologies Worldwide Inc. Light emitting, photovoltaic or other electronic apparatus and system and method of making same
US20120298175A1 (en) 2010-01-06 2012-11-29 Stichting Energieonderzoek Centrum Nederland Solar panel module and method for manufacturing such a solar panel module
US20150132949A1 (en) 2010-01-13 2015-05-14 Xintec Inc. Fabrication methods of chip device packages
JP2012049542A (en) 2010-08-26 2012-03-08 Korea Iron & Steel Co Ltd Integrated thin-film photovoltaic device and manufacturing method therefor
US20110290323A1 (en) 2010-12-17 2011-12-01 Youngsik Lee Solar cell and method for manufacturing the same
WO2012175902A1 (en) 2011-06-23 2012-12-27 Mfn Technology Limited Method of making a structure comprising coating steps and corresponding structure and devices
US20130160818A1 (en) 2011-12-22 2013-06-27 Hon Hai Precision Industry Co., Ltd. Solar cell system
US20130298980A1 (en) 2012-05-10 2013-11-14 International Business Machines Corporation Cone-shaped holes for high efficiency thin film solar cells
US20140238461A1 (en) 2012-07-26 2014-08-28 Zhijiong Luo Solar cell unit and method for manufacturing the same
WO2014118545A1 (en) 2013-01-30 2014-08-07 Big Solar Limited Optoelectronic device and method of producing the same
US20150372176A1 (en) 2013-01-30 2015-12-24 Big Solar Limited Optoelectronic device and method of producing the same
US20160064583A1 (en) 2013-03-14 2016-03-03 Q1 Nanosystems Corporation Three-Dimensional Metamaterial Devices with Photovoltaic Bristles
WO2015145166A1 (en) 2014-03-28 2015-10-01 Big Solar Limited Optoelectronic device and method of producing the same
WO2017174996A1 (en) 2016-04-07 2017-10-12 Big Solar Limited Gap between semiconductors
WO2017174997A1 (en) 2016-04-07 2017-10-12 Big Solar Limited Asymmetric groove

Non-Patent Citations (9)

* Cited by examiner, † Cited by third party
Title
Examination Report issued in GB1605916.4, dated Sep. 6, 2019.
Hezel R. "Novel back contact silicon solar cells designed for very high efficiencies and low-cost mass production," Conference Record of the 29th IEEE Photovoltaic Specialists Conference 2002, vol. 29, May 19, 2002-May 24, 2002, pp. 114-117.
International Search Report and Written Opinion dated Jun. 23, 2017 in International Application No. PCT/GB2017/050968 (10 pages).
International Search Report and Written Opinion dated Jun. 23, 2017 in International Application No. PCT/GB2017/050972 (10 pages).
International Search Report and Written Opinion dated Jun. 23, 2017 in International Application No. PCT/GB2017/050974 (11 pages).
Kilmova et al. "High-Voltage Photovoltaic Cells with Alloyed Aluminum Contacts." Applied Solar Energy, 1992, 28(3), 20-24.
Search Report under Section 17(5), issued in GB1605916.4, dated Sep. 13, 2016.
Sturm et al. "Chemical Vapor Deposition Epitaxy of Silicon-based Materials using Neopentasilane," ECS Transactions, 2008, 16(10), 799-805.
Wronski "Schottky-barrier characteristics of metal-amorphous-silicon diodes," Applied Physics Letters, 1975, 29(9), 1.

Also Published As

Publication number Publication date
US20190088803A1 (en) 2019-03-21
EP3440708A1 (en) 2019-02-13
GB2549132A (en) 2017-10-11
WO2017174993A1 (en) 2017-10-12

Similar Documents

Publication Publication Date Title
US10797184B2 (en) Aperture in a semiconductor
US10825941B2 (en) Optoelectronic device and method of producing the same
US10797190B2 (en) Asymmetric groove
US10586881B2 (en) Gap between semiconductors
EP3123524B1 (en) Optoelectronic device and method of producing the same
US11777046B2 (en) Energy storage
US10403773B2 (en) Optoelectronic device and method of producing the same
EP3549175B1 (en) Optoelectronic device

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

AS Assignment

Owner name: POWER ROLL LIMITED, UNITED KINGDOM

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOPPING, ALEXANDER JOHN;REEL/FRAME:047383/0571

Effective date: 20181010

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

Year of fee payment: 4