TWI679762B - Display device and manufacturing method thereof - Google Patents
Display device and manufacturing method thereof Download PDFInfo
- Publication number
- TWI679762B TWI679762B TW107107477A TW107107477A TWI679762B TW I679762 B TWI679762 B TW I679762B TW 107107477 A TW107107477 A TW 107107477A TW 107107477 A TW107107477 A TW 107107477A TW I679762 B TWI679762 B TW I679762B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- material layer
- light
- emitting diode
- conductive
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 50
- 239000010410 layer Substances 0.000 claims abstract description 445
- 239000004065 semiconductor Substances 0.000 claims abstract description 99
- 239000000758 substrate Substances 0.000 claims abstract description 89
- 239000012790 adhesive layer Substances 0.000 claims abstract description 36
- 239000000463 material Substances 0.000 claims description 170
- 239000004020 conductor Substances 0.000 claims description 50
- 238000000034 method Methods 0.000 claims description 47
- 239000013078 crystal Substances 0.000 claims description 31
- 239000011810 insulating material Substances 0.000 claims description 20
- 238000000059 patterning Methods 0.000 claims description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 230000000149 penetrating effect Effects 0.000 claims description 2
- 239000002245 particle Substances 0.000 claims 1
- 229910052814 silicon oxide Inorganic materials 0.000 claims 1
- 230000008569 process Effects 0.000 description 24
- 238000005530 etching Methods 0.000 description 17
- 239000000853 adhesive Substances 0.000 description 8
- 230000001070 adhesive effect Effects 0.000 description 8
- 229910002601 GaN Inorganic materials 0.000 description 7
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 239000010408 film Substances 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 239000003292 glue Substances 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000004205 dimethyl polysiloxane Substances 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000035699 permeability Effects 0.000 description 2
- 229920000435 poly(dimethylsiloxane) Polymers 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 238000002207 thermal evaporation Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000011777 magnesium Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- -1 polydimethylsiloxane Polymers 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 238000003980 solgel method Methods 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Led Device Packages (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
一種顯示裝置,其包括陣列基板、發光二極體晶粒、圖案化絕緣層、第一電極、第二電極及黏著膠層。發光二極體晶粒配置於陣列基板上且與陣列基板電性連接。發光二極體晶粒包括支撐層、第一導電層、第一半導體層、發光層、第二半導體層及第二導電層。第一半導體層的面積小於支撐層的面積且位於支撐層的面積範圍內。圖案化絕緣層設置於發光二極體晶粒上。圖案化絕緣層具有第一開口及第二開口。第一電極透過第一開口電性連接至第一導電層。第二電極透過第二開口電性連接至第二導電層。黏著膠層位於陣列基板與發光二極體晶粒的支撐層之間。A display device includes an array substrate, a light-emitting diode die, a patterned insulating layer, a first electrode, a second electrode, and an adhesive layer. The light emitting diode die is disposed on the array substrate and is electrically connected to the array substrate. The light-emitting diode die includes a support layer, a first conductive layer, a first semiconductor layer, a light-emitting layer, a second semiconductor layer, and a second conductive layer. The area of the first semiconductor layer is smaller than the area of the support layer and is within the area range of the support layer. The patterned insulating layer is disposed on the light-emitting diode die. The patterned insulating layer has a first opening and a second opening. The first electrode is electrically connected to the first conductive layer through the first opening. The second electrode is electrically connected to the second conductive layer through the second opening. The adhesive layer is located between the array substrate and the support layer of the light-emitting diode grains.
Description
本發明是有關於一種顯示裝置及其製造方法,且特別是有關於一種具有發光二極體晶粒的顯示裝置及其製造方法。The present invention relates to a display device and a manufacturing method thereof, and more particularly, to a display device having light emitting diode crystal grains and a manufacturing method thereof.
發光二極體(light emitting diode;LED)具有諸如壽命長、體積小、高抗震性、低熱產生及低功率消耗等優點,因此已被廣泛應用於家用及各種設備中的指示器或光源。近年來,發光二極體已朝多色彩及高亮度發展,因此其應用領域已擴展至大型戶外看板、交通號誌燈及相關領域。在未來,發光二極體甚至可能成為兼具省電及環保功能的主要照明光源。Light emitting diodes (LEDs) have advantages such as long life, small size, high shock resistance, low heat generation, and low power consumption, so they have been widely used as indicators or light sources in homes and various devices. In recent years, light-emitting diodes have developed toward multi-color and high brightness, so their application fields have expanded to large outdoor signages, traffic lights, and related fields. In the future, light emitting diodes may even become the main lighting source with both power saving and environmental protection functions.
一般具有發光二極體晶粒的顯示裝置的製作方法先是在磊晶基板上形成圖案化模層(如:圖案化半導體層、圖案化導電層或圖案化絕緣層),而形成多個彼此分離的發光二極體晶粒之後,再將磊晶基板翻轉至另一基板上,並將這些發光二極體晶粒自磊晶基板上分離,以將這些發光二極體晶粒轉移至另一基板上。然而,在前述的將這些發光二極體晶粒自磊晶基板上分離的過程中,由於內應力的釋放而可能會造成發光二極體晶粒的偏移(shift),進一步而影響到發光二極體晶粒放置位置的精度。另外,由於圖案化模層在前述的轉移過程前已經形成在磊晶基板上。因此,在單一個發光二極體晶粒內,模層的內應力釋放也可能造成各模層圖案之間(如:對位標誌(alignment mark)與圖案所形成的開口)的相對位置產生偏移。前述的偏移現象都可能造成良率的降低。因此,如何進一步提升顯示裝置的良率,實已成目前亟欲解決的課題。Generally, a manufacturing method of a display device with light-emitting diode crystal grains is to first form a patterned mold layer (such as a patterned semiconductor layer, a patterned conductive layer, or a patterned insulating layer) on an epitaxial substrate, and form a plurality of separated layers After the light-emitting diode grains are turned, the epitaxial substrate is turned over to another substrate, and the light-emitting diode grains are separated from the epitaxial substrate to transfer the light-emitting diode grains to another. On the substrate. However, during the aforementioned process of separating these light-emitting diode grains from the epitaxial substrate, the light-emitting diode grains may be shifted due to the release of internal stress, which further affects light emission. Accuracy of diode placement. In addition, the patterned mold layer has been formed on the epitaxial substrate before the aforementioned transfer process. Therefore, in a single light-emitting diode die, the internal stress release of the mold layer may also cause the relative positions of the mold layer patterns (such as alignment marks and the openings formed by the pattern) to be biased. shift. The aforementioned offset phenomenon may cause a reduction in yield. Therefore, how to further improve the yield of the display device has become an issue to be solved urgently.
本發明提供一種具有發光二極體晶粒的顯示裝置及其製造方法,其製程較為簡單且具有較佳的良率。The invention provides a display device with light-emitting diode crystal grains and a manufacturing method thereof. The manufacturing process is relatively simple and has a good yield.
本發明提供一種顯示裝置的製造方法,其包括以下步驟。提供基板,其中在基板的表面上具有堆疊的第二半導體材料層、發光材料層、第一半導體材料層、第一導電材料層以及支撐材料層。藉由接著材料層將基板上的支撐材料層與載板連接。移除基板,以暴露出於載板上的第二半導體材料層。形成第二導電材料層於載板的第二半導體材料層上。形成多個貫穿第二導電材料層、第二半導體材料層、發光材料層、第一半導體材料層、第一導電材料層以及支撐材料層的溝槽,以形成多個彼此分離的發光二極體晶粒。圖案化接著材料層,以形成圖案化接著層。圖案化接著層具有多個接著層開口,接著層開口對應於發光二極體晶粒配置且暴露出部分的載板。形成絕緣材料層於載板上,以覆蓋發光二極體晶粒、圖案化接著層以及接著層開口所暴露出的載板。圖案化絕緣材料層,以形成多個圖案化絕緣層和多個連接結構,其中連接結構連接於發光二極體晶粒與載板之間。移除圖案化接著層,以使發光二極體晶粒藉由連接結構連接於載板,且發光二極體晶粒與載板之間具有空隙。The invention provides a method for manufacturing a display device, which includes the following steps. A substrate is provided, wherein a second semiconductor material layer, a luminescent material layer, a first semiconductor material layer, a first conductive material layer, and a support material layer are stacked on a surface of the substrate. The supporting material layer on the substrate is connected to the carrier board by a bonding material layer. The substrate is removed to expose the second semiconductor material layer on the carrier. A second conductive material layer is formed on the second semiconductor material layer of the carrier. Forming a plurality of trenches penetrating the second conductive material layer, the second semiconductor material layer, the light emitting material layer, the first semiconductor material layer, the first conductive material layer, and the supporting material layer to form a plurality of light emitting diodes separated from each other Grain. Patterning the bonding material layer to form a patterning bonding layer. The patterned bonding layer has a plurality of bonding layer openings, and the bonding layer openings correspond to the light emitting diode die configuration and expose a part of the carrier board. An insulating material layer is formed on the carrier board to cover the light-emitting diode die, the patterned adhesive layer, and the carrier board exposed by the opening of the adhesive layer. The insulating material layer is patterned to form a plurality of patterned insulating layers and a plurality of connection structures, wherein the connection structure is connected between the light emitting diode die and the carrier board. The patterning adhesive layer is removed, so that the light-emitting diode die is connected to the carrier board through the connection structure, and there is a gap between the light-emitting diode die and the carrier board.
本發明提供一種顯示裝置,其包括陣列基板、至少一發光二極體晶粒、圖案化絕緣層、第一電極、第二電極以及黏著膠層。發光二極體晶粒配置於陣列基板上且與陣列基板電性連接。發光二極體晶粒包括自陣列基板依序堆疊的支撐層、第一導電層、第一半導體層、發光層、第二半導體層以及第二導電層。在陣列基板的垂直投影方向上,第一半導體層的垂直投影面積小於支撐層的垂直投影面積且位於支撐層的垂直投影面積範圍內。圖案化絕緣層設置於發光二極體晶粒上,且圖案化絕緣層具有至少一第一開口以及至少一第二開口。第一電極透過第一開口電性連接至第一導電層。第二電極透過第二開口電性連接至第二導電層。黏著膠層位於陣列基板與發光二極體晶粒的支撐層之間。The invention provides a display device, which comprises an array substrate, at least one light-emitting diode die, a patterned insulating layer, a first electrode, a second electrode, and an adhesive layer. The light emitting diode die is disposed on the array substrate and is electrically connected to the array substrate. The light emitting diode die includes a support layer, a first conductive layer, a first semiconductor layer, a light emitting layer, a second semiconductor layer, and a second conductive layer sequentially stacked from the array substrate. In the vertical projection direction of the array substrate, the vertical projection area of the first semiconductor layer is smaller than the vertical projection area of the support layer and is within the range of the vertical projection area of the support layer. The patterned insulating layer is disposed on the light-emitting diode die, and the patterned insulating layer has at least a first opening and at least a second opening. The first electrode is electrically connected to the first conductive layer through the first opening. The second electrode is electrically connected to the second conductive layer through the second opening. The adhesive layer is located between the array substrate and the support layer of the light-emitting diode grains.
基於上述,本發明是將用於構成發光二極體晶粒的第二半導體材料層、發光材料層、第一半導體材料層、第一導電材料層以及支撐材料層設置於一基板上,並將前述的模層轉移至載板。然後,用於構成發光二極體晶粒的第二導電材料層被設置於載板上後,才將第二導電材料層、第二半導體材料層、發光材料層、第一半導體材料層、第一導電材料層以及支撐材料層圖案化,以形成多個彼此分離的發光二極體晶粒,且在載板上的發光二極體晶粒是藉由連接結構連接至載板。然後,才將發光二極體晶粒轉移至陣列基板以構成顯示裝置。因此,可以降低在製造過程中因為發光二極體晶粒的偏移所造成的不良影像,而可以提升顯示裝置的良率。Based on the above, in the present invention, a second semiconductor material layer, a light emitting material layer, a first semiconductor material layer, a first conductive material layer, and a support material layer for forming a light emitting diode crystal grain are provided on a substrate, and The aforementioned mold layer is transferred to a carrier board. Then, after the second conductive material layer for constituting the light-emitting diode crystal grains is disposed on the carrier board, the second conductive material layer, the second semiconductor material layer, the light-emitting material layer, the first semiconductor material layer, the first A conductive material layer and a supporting material layer are patterned to form a plurality of light-emitting diode crystal grains separated from each other, and the light-emitting diode crystal grains on the carrier board are connected to the carrier board through a connection structure. Then, the light-emitting diode crystals are transferred to the array substrate to constitute a display device. Therefore, the bad image caused by the shift of the light emitting diode crystal grains during the manufacturing process can be reduced, and the yield of the display device can be improved.
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above features and advantages of the present invention more comprehensible, embodiments are hereinafter described in detail with reference to the accompanying drawings.
圖1A至圖1L是依照本發明的第一實施例的顯示裝置的製造過程的局部剖面示意圖。圖1M是依照本發明的第一實施例的顯示裝置的部分製造過程的局部上視示意圖。圖1N是依照本發明的第一實施例的顯示裝置的部分製造過程的局部上視示意圖。圖1O是依照本發明的第一實施例的顯示裝置的部分製造過程的局部上視示意圖。具體而言,圖1E至圖1I可以是對應於圖1M中A-A’剖線的製造過程的剖面示意圖,圖1J與圖1K可以是對應於圖1N中B-B’剖線的製造過程的剖面示意圖,圖1L可以為圖1O中C-C’剖線的剖面示意圖,且為求簡潔以清楚表示,於圖1M至圖1O中省略繪示了部分的模層。1A to 1L are schematic partial cross-sectional views illustrating a manufacturing process of a display device according to a first embodiment of the present invention. FIG. 1M is a schematic partial top view of a manufacturing process of a display device according to a first embodiment of the present invention. FIG. 1N is a schematic partial top view of a manufacturing process of a display device according to a first embodiment of the present invention. FIG. 10 is a schematic partial top view of a manufacturing process of a display device according to a first embodiment of the present invention. Specifically, FIGS. 1E to 1I may be cross-sectional schematic diagrams corresponding to the manufacturing process of the AA ′ section line in FIG. 1M, and FIGS. 1J and 1K may be manufacturing processes corresponding to the B-B ′ section line in FIG. 1N. 1L may be a cross-sectional schematic view taken along the line CC-C ′ in FIG. 10, and for the sake of brevity and clarity, a part of the mold layer is omitted in FIGS. 1M to 10.
請參照圖1A,提供基板10,其中基板10的表面10a上具有依序堆疊的第二半導體材料層160、發光材料層150、第一半導體材料層140、第一導電材料層130以及支撐材料層120。1A, a substrate 10 is provided. A surface 10a of the substrate 10 has a second semiconductor material layer 160, a light-emitting material layer 150, a first semiconductor material layer 140, a first conductive material layer 130, and a supporting material layer sequentially stacked. 120.
在本實施例中,基板10可以為砷化鎵(GaAs)基板、磷化鎵(GaP)基板、磷化銦(InP)基板、藍寶石(Sapphire)基板、碳化矽(SiC)基板或氮化鎵(GaN)基板,以適於將多個半導體材料層、多個導電材料層及/或多個絕緣材料層鍍覆於其表面10a上。In this embodiment, the substrate 10 may be a gallium arsenide (GaAs) substrate, a gallium phosphide (GaP) substrate, an indium phosphide (InP) substrate, a sapphire (Sapphire) substrate, a silicon carbide (SiC) substrate, or gallium nitride. A (GaN) substrate is adapted to plate a plurality of semiconductor material layers, a plurality of conductive material layers, and / or a plurality of insulating material layers on a surface 10 a thereof.
在本實施例中,第二半導體材料層160為N型(N-type)半導體層,且第一半導體材料層140為P型(P-type)半導體層,但本發明不限於此。在其他實施例中,第二半導體材料層160可以為P型半導體層,且第一半導體材料層140為N型半導體層。N型(N-type)半導體層的材料例如是具有IVA族元素(如:矽)摻雜的N型氮化鎵(n-GaN),P型半導體層的材料例如是具有IIA族元素(如:鎂)摻雜的P型氮化鎵(p-GaN)。發光材料層150例如具有多層量子井(Multiple Quantum Well;MQW)結構。多重量子井結構包括以重複的方式交替設置的多個量子井層(Well)和多個量子阻障層(Barrier)。進一步來說,發光材料層150的材料例如是包括交替堆疊的多層氮化銦鎵以及多層氮化鎵(InGaN/GaN),藉由設計發光材料層150中銦或鎵的比例,可使發光材料層150發出特定的顏色。第二半導體材料層160、發光材料層150及第一半導體材料層140例如可以藉由有機金屬氣相沉積法(Metal-organic Chemical Vapor Deposition;MOCVD)形成。值得注意的是,關於上述的第二半導體材料層160、發光材料層150、第一半導體材料層140或第一導電材料層130的材料或形成方式僅為舉例,本發明並不以此為限。In this embodiment, the second semiconductor material layer 160 is an N-type semiconductor layer, and the first semiconductor material layer 140 is a P-type semiconductor layer, but the present invention is not limited thereto. In other embodiments, the second semiconductor material layer 160 may be a P-type semiconductor layer, and the first semiconductor material layer 140 is an N-type semiconductor layer. The material of the N-type semiconductor layer is, for example, N-type gallium nitride (n-GaN) doped with a group IVA element (such as silicon), and the material of the P-type semiconductor layer is, for example, a group IIA element (such as : Magnesium) doped P-type gallium nitride (p-GaN). The luminescent material layer 150 has, for example, a multiple quantum well (Multiple Quantum Well; MQW) structure. The multiple quantum well structure includes a plurality of quantum well layers (Well) and a plurality of quantum barrier layers (Barrier) alternately arranged in a repeating manner. Further, the material of the light-emitting material layer 150 is, for example, alternately stacked multilayer indium gallium nitride and multilayer gallium nitride (InGaN / GaN). By designing the ratio of indium or gallium in the light-emitting material layer 150, the light-emitting material The layer 150 emits a specific color. The second semiconductor material layer 160, the light emitting material layer 150, and the first semiconductor material layer 140 can be formed by, for example, a metal-organic chemical vapor deposition (MOCVD) method. It is worth noting that the materials or formation methods of the above-mentioned second semiconductor material layer 160, luminescent material layer 150, first semiconductor material layer 140, or first conductive material layer 130 are merely examples, and the present invention is not limited thereto. .
在本實施例中,第一導電材料層130具有光穿透性,例如可以是藉由物理氣相沉積法(Physical Vapor Deposition;PVD)、加熱蒸鍍或其他適宜的方法所形成的透明金屬氧化物層。In this embodiment, the first conductive material layer 130 has light permeability. For example, the first conductive material layer 130 may be transparent metal oxide formed by physical vapor deposition (PVD), thermal evaporation, or other suitable methods. Physical layer.
在本實施例中,支撐材料層120為絕緣材質,但本發明不限於此。絕緣材質包括矽的氧化物,且例如可以藉由化學氣相沉積法(Chemical Vapor Deposition;CVD)、熱氧化法(thermal oxidation)或其他適宜的方法所形成。In this embodiment, the supporting material layer 120 is an insulating material, but the present invention is not limited thereto. The insulating material includes an oxide of silicon, and can be formed, for example, by a chemical vapor deposition method (CVD), a thermal oxidation method, or other suitable methods.
在本實施例中,支撐材料層120可以包括絕緣的分佈式布拉格反射器(Distributed Bragg Reflector;DBR),絕緣的分佈式布拉格反射器的材質例如是二氧化矽(SiO 2)與二氧化鈦(TiO 2)的疊層或者是二氧化矽與五氧化二鉭(Ta 2O 5)的疊層,但本發明不限於此。在其他實施例中,也可採用其他具有可反射功能的材料來取代布拉格反射結構。 In this embodiment, the supporting material layer 120 may include an insulated distributed Bragg reflector (DBR). The materials of the insulated distributed Bragg reflector are, for example, silicon dioxide (SiO 2 ) and titanium dioxide (TiO 2 ) Or a stack of silicon dioxide and tantalum pentoxide (Ta 2 O 5 ), but the present invention is not limited thereto. In other embodiments, other materials having a reflective function may be used instead of the Bragg reflective structure.
在本實施例中,第二半導體材料層160、發光材料層150、第一半導體材料層140、第一導電材料層130以及支撐材料層120為覆蓋於基板10的表面10a上。也就是說,在第二半導體材料層160、發光材料層150、第一半導體材料層140、第一導電材料層130以及支撐材料層120的製程中是可以全面性地覆蓋於基板10的表面10a上,而不具有圖案化的步驟。如此一來,在前述模層的製程中,至少可以省略圖案化的步驟中必要的對位及黃光微影蝕刻製程,因此在顯示裝置100的製程上較為簡單且可提升顯示裝置100的生產量(throughput)。In this embodiment, the second semiconductor material layer 160, the light emitting material layer 150, the first semiconductor material layer 140, the first conductive material layer 130, and the support material layer 120 are covered on the surface 10a of the substrate 10. That is, in the process of manufacturing the second semiconductor material layer 160, the light emitting material layer 150, the first semiconductor material layer 140, the first conductive material layer 130, and the support material layer 120, the surface 10a of the substrate 10 can be completely covered. Without having a patterning step. In this way, in the aforementioned mold layer manufacturing process, at least the necessary alignment and yellow light lithography etching processes in the patterning step can be omitted, so the manufacturing process of the display device 100 is simpler and the production capacity of the display device 100 can be increased ( throughput).
值得注意的是,在本發明中,全面性地覆蓋可以是在不具有圖案化的步驟下,將後形成的模層藉由沉積或鍍覆的方式,覆蓋於基板及/或先形成的膜層上。當然,在一般的半導體製程中,後形成的膜層是有可能進一步地部分覆蓋於基板及/或先形成的膜層的邊緣,或是,因沉積或鍍覆的機台既有的部件(如:用於減少側鍍的遮罩框(shadow frame)或用於固定基板的固定件(fixed parts))可能造成部分的未覆蓋區域,上述的情況皆可被包含於本發明「全面性地覆蓋」的定義中。It is worth noting that, in the present invention, comprehensive coverage can be a method of depositing or plating a substrate and / or a previously formed film by means of deposition or plating without a patterning step. On the floor. Of course, in a general semiconductor process, the film layer formed later may further partially cover the edge of the substrate and / or the film layer formed previously, or the existing components of the machine due to deposition or plating ( For example, a shadow frame used to reduce side plating or fixed parts used to fix a substrate may cause a part of the uncovered area. The above-mentioned conditions can be included in the present invention. Definition.
請參照圖1B,藉由接著材料層20將基板10上的支撐材料層120與載板30連接。舉例而言,可以晶圓接合製程(wafer bonding process),以使基板10上的支撐材料層120與載板30的表面30a藉由接著材料層20而彼此相連接。Referring to FIG. 1B, the supporting material layer 120 on the substrate 10 and the carrier plate 30 are connected by the material layer 20. For example, a wafer bonding process may be used to connect the support material layer 120 on the substrate 10 and the surface 30 a of the carrier plate 30 to each other by bonding the material layer 20.
載板30的材質可為玻璃、石英、有機聚合物、矽質晶圓或是其他適宜的材料,但本發明不限於此。在本實施例中,載板30的表面30a的面積可以大於或等於基板10的表面10a的面積,以於後續的製程中,可以使支撐材料層120、第一導電材料層130、第一半導體材料層140、發光材料層150以及第二半導體材料層160設置於載板30的表面30a上且被載板30所支撐。另外,接著材料層20的面積可以大於或等於支撐材料層120的面積,以使支撐材料層120可以藉由接著材料層20而與載板30接合。The material of the carrier plate 30 may be glass, quartz, organic polymer, silicon wafer, or other suitable materials, but the present invention is not limited thereto. In this embodiment, the area of the surface 30a of the carrier plate 30 may be greater than or equal to the area of the surface 10a of the substrate 10, so that in a subsequent process, the supporting material layer 120, the first conductive material layer 130, and the first semiconductor The material layer 140, the luminescent material layer 150, and the second semiconductor material layer 160 are disposed on the surface 30 a of the carrier plate 30 and are supported by the carrier plate 30. In addition, the area of the bonding material layer 20 may be greater than or equal to the area of the supporting material layer 120 so that the supporting material layer 120 can be bonded to the carrier plate 30 by bonding the material layer 20.
在本實施例中,接著材料層20的材質可以不同於載板30、支撐材料層120、第一導電材料層130、第一半導體材料層140、發光材料層150以及第二半導體材料層160的材質。舉例而言,在本實施例中,接著材料層20的材質可以為聚合物(如:苯環丁烯(benzocyclobutene;BCB))、金屬層或前述材料的組合,以於後續的製程中,可以藉由蝕刻氣體(如:氧氣與氟化物氣體的混合氣體)將接著材料層20移除。換言之,一蝕刻劑(etching reagent)對接著材料層20的蝕刻率大於前述蝕刻劑對載板30、支撐材料層120、第一導電材料層130、第一半導體材料層140、發光材料層150以及第二半導體材料層160的蝕刻率,以於後續的製程中,可以藉由前述蝕刻劑以將接著材料層20移除。In this embodiment, the material of the material layer 20 may be different from that of the carrier plate 30, the supporting material layer 120, the first conductive material layer 130, the first semiconductor material layer 140, the light emitting material layer 150, and the second semiconductor material layer 160. Material. For example, in this embodiment, the material of the material layer 20 may be a polymer (such as benzocyclobutene (BCB)), a metal layer, or a combination of the foregoing materials. In the subsequent manufacturing process, The bonding material layer 20 is removed by an etching gas (such as a mixed gas of oxygen and a fluoride gas). In other words, the etching rate of an etchant to the bonding material layer 20 is greater than that of the aforementioned etchant to the carrier plate 30, the supporting material layer 120, the first conductive material layer 130, the first semiconductor material layer 140, the light emitting material layer 150, and The etching rate of the second semiconductor material layer 160 can be used to remove the bonding material layer 20 by using the aforementioned etchant in a subsequent process.
請參照圖1C,將基板10上的支撐材料層120與載板30以接著材料層20相接合後,移除基板10以暴露出於載板30上的第二半導體材料層160。舉例而言,可以在將圖1B所示的結構上下翻轉(upside down)之後,例如可以藉由雷射剝離(laser lift-off;LLO)或其他適宜的方法,以將第二半導體材料層160自基板10的表面10a分離。如此一來,載板30的表面30a上具有依序堆疊接著材料層20、支撐材料層120、第一導電材料層130、第一半導體材料層140、發光材料層150以及第二半導體材料層160。Referring to FIG. 1C, after the supporting material layer 120 on the substrate 10 and the carrier plate 30 are bonded to the material layer 20, the substrate 10 is removed to expose the second semiconductor material layer 160 on the carrier plate 30. For example, after the structure shown in FIG. 1B is turned upside down, for example, the second semiconductor material layer 160 may be lifted by laser lift-off (LLO) or other suitable methods. Separated from the surface 10 a of the substrate 10. In this way, the surface 30a of the carrier board 30 has the material layer 20, the supporting material layer 120, the first conductive material layer 130, the first semiconductor material layer 140, the light emitting material layer 150, and the second semiconductor material layer 160 stacked in this order. .
請參照圖1D,移除基板10(繪示於圖1C)後,於載板30的表面30a上形成第二導電材料層170。在本實施例中,第二導電材料層170具有光穿透性,例如可以是藉由物理氣相沉積法、加熱蒸鍍或其他適宜的方法所形成的透明金屬氧化物層。Referring to FIG. 1D, after removing the substrate 10 (shown in FIG. 1C), a second conductive material layer 170 is formed on the surface 30 a of the carrier plate 30. In this embodiment, the second conductive material layer 170 has light permeability. For example, the second conductive material layer 170 may be a transparent metal oxide layer formed by a physical vapor deposition method, thermal evaporation, or other suitable methods.
在本實施例中,第二導電材料層170可以覆蓋於位於載板30的第二半導體材料層160上。也就是說,第二導電材料層170的製程中是全面性地覆蓋於位於載板30的第二半導體材料層160上,而不具有圖案化的步驟。如此一來,在第二導電材料層170的製程中,至少可以省略圖案化的步驟中必要的對位及黃光微影蝕刻製程,因此在顯示裝置100的製程上較為簡單且可提升顯示裝置100的生產量。In this embodiment, the second conductive material layer 170 may cover the second semiconductor material layer 160 located on the carrier board 30. That is, during the manufacturing process of the second conductive material layer 170, the second semiconductor material layer 160 located on the carrier board 30 is completely covered without a patterning step. In this way, in the manufacturing process of the second conductive material layer 170, at least the necessary alignment and yellow lithography etching processes in the patterning step can be omitted, so the manufacturing process of the display device 100 is simpler and the display device 100 can be improved. Production.
請同時參照圖1D與圖1E,形成第二導電材料層170後,可以藉由分離蝕刻(iso-etching)製程以形成多個貫穿第二導電材料層170、第二半導體材料層160、發光材料層150、第一半導體材料層140、第一導電材料層130以及支撐材料層120的溝槽40,而形成多個彼此分離的發光二極體晶粒110。另外,可以藉由平台蝕刻(mesa etching)製程,以於第二半導體材料層160、發光材料層150及/或第一半導體材料層140上形成平台(mesa),以提升發光二極體晶粒110的光取出效率(light extraction efficiency)。如此一來,在藉由上述製程後,載板30上的第二導電材料層170、第二半導體材料層160、發光材料層150、第一半導體材料層140、第一導電材料層130以及支撐材料層120分別形成構成各個發光二極體晶粒110的第二導電層171、第二半導體層161、發光層151、第一半導體層141、第一導電層131以及支撐層121。當然,可以先進行分離蝕刻製程後進行平台蝕刻製程,也可以先進行平台蝕刻製程後進行分離蝕刻製程,於本發明中並不加以限制。Referring to FIG. 1D and FIG. 1E at the same time, after forming the second conductive material layer 170, a plurality of through-the second conductive material layer 170, the second semiconductor material layer 160, and the light-emitting material can be formed by an iso-etching process. The layer 150, the first semiconductor material layer 140, the first conductive material layer 130, and the trenches 40 supporting the material layer 120 form a plurality of light-emitting diode crystal grains 110 separated from each other. In addition, a mesa etching process can be used to form a mesa on the second semiconductor material layer 160, the light emitting material layer 150, and / or the first semiconductor material layer 140 to enhance the light emitting diode grains. 110 light extraction efficiency. In this way, after the above process, the second conductive material layer 170, the second semiconductor material layer 160, the luminescent material layer 150, the first semiconductor material layer 140, the first conductive material layer 130, and the support on the carrier board 30 The material layer 120 forms a second conductive layer 171, a second semiconductor layer 161, a light emitting layer 151, a first semiconductor layer 141, a first conductive layer 131, and a support layer 121 constituting each of the light emitting diode crystals 110, respectively. Of course, the separation etching process may be performed first and then the platform etching process may be performed, or the platform etching process may be performed first and then the separation etching process may be performed, which is not limited in the present invention.
請參照圖1F,在形成多個發光二極體晶粒110後,例如可以藉由蝕刻的方式將接著材料層20(繪示於圖1E)圖案化,以形成圖案化接著層21。圖案化接著層21具有多個接著層開口21a,且接著層開口21a對應於發光二極體晶粒110配置且暴露出部分的載板30的表面30a。Referring to FIG. 1F, after forming a plurality of light-emitting diode grains 110, for example, the bonding material layer 20 (shown in FIG. 1E) can be patterned by etching to form a patterned bonding layer 21. The patterned bonding layer 21 has a plurality of bonding layer openings 21 a, and the bonding layer openings 21 a correspond to the light emitting diode die 110 where the surface 30 a of the carrier plate 30 is exposed.
請參照圖1G,在形成圖案化接著層21後,於載板30的表面30a上形成絕緣材料層180。絕緣材料層180覆蓋發光二極體晶粒110、圖案化接著層21以及接著層開口21a所暴露出的載板30。Referring to FIG. 1G, after the patterned adhesive layer 21 is formed, an insulating material layer 180 is formed on the surface 30 a of the carrier plate 30. The insulating material layer 180 covers the light emitting diode die 110, the patterned bonding layer 21, and the carrier 30 exposed by the bonding layer opening 21a.
在本實施例中,絕緣材料層180為覆蓋於載板30上。也就是說,絕緣材料層180可以是共形地(conformally)覆蓋發光二極體晶粒110、圖案化接著層21以及接著層開口21a所暴露出的載板30的表面30a。In this embodiment, the insulating material layer 180 is covered on the carrier board 30. That is, the insulating material layer 180 may conformally cover the surface 30a of the light emitting diode die 110, the patterned bonding layer 21, and the surface 30 of the carrier plate 30 exposed by the bonding layer opening 21a.
請參照圖1H與圖1M,在形成絕緣材料層180(繪示於圖1G)後,例如可以藉由蝕刻的方式將絕緣材料層180圖案化,以形成多個圖案化絕緣層181以及多個連接結構182。發光二極體晶粒110與連接結構182彼此相連接,圖案化絕緣層181覆蓋於發光二極體晶粒110上,以使發光二極體晶粒110與載板30藉由連接結構182而彼此連接。Referring to FIG. 1H and FIG. 1M, after forming the insulating material layer 180 (shown in FIG. 1G), for example, the insulating material layer 180 can be patterned by etching to form a plurality of patterned insulating layers 181 and a plurality of Connection structure 182. The light emitting diode die 110 and the connection structure 182 are connected to each other, and the patterned insulating layer 181 covers the light emitting diode die 110 so that the light emitting diode die 110 and the carrier plate 30 are connected through the connection structure 182. Connected to each other.
在本實施例中,各個圖案化絕緣層181包括第一開口181a以及第二開口181b。第一開口181a暴露出各個發光二極體晶粒110中未被第一半導體層141所覆蓋的部分第一導電層131。第二開口181b暴露出各個發光二極體晶粒110中的部分第二導電層171。In this embodiment, each of the patterned insulating layers 181 includes a first opening 181a and a second opening 181b. The first opening 181 a exposes a portion of the first conductive layer 131 in each light-emitting diode die 110 that is not covered by the first semiconductor layer 141. The second opening 181b exposes a portion of the second conductive layer 171 in each of the light-emitting diode grains 110.
請參照圖1I,在形成圖案化絕緣層181以及連接結構182之後,移除發光二極體晶粒110與該載板30之間的圖案化接著層21(繪示於圖1H)。如此一來,發光二極體晶粒110與載板30之間具有一空隙41,且各個發光二極體晶粒110藉由對應的連接結構182連接於載板30。Referring to FIG. 1I, after the patterned insulating layer 181 and the connection structure 182 are formed, the patterned adhesive layer 21 between the light-emitting diode die 110 and the carrier plate 30 is removed (shown in FIG. 1H). In this way, there is a gap 41 between the light emitting diode crystal grains 110 and the carrier plate 30, and each light emitting diode crystal grain 110 is connected to the carrier plate 30 through a corresponding connection structure 182.
在本實施例中,各個發光二極體晶粒110藉由對應的一個連接結構182連接於載板30,但本發明不限於此。在其他實施例中,各個發光二極體晶粒110藉由對應的多個連接結構182連接於載板30。In this embodiment, each light emitting diode die 110 is connected to the carrier plate 30 through a corresponding connection structure 182, but the present invention is not limited thereto. In other embodiments, each light emitting diode die 110 is connected to the carrier board 30 through a plurality of corresponding connection structures 182.
請參照圖1J,例如可藉由微型取放機(pick and place machine)、聚二甲基矽氧烷(Polydimethylsiloxane;PDMS)基板轉印或其他適宜的轉移製程,以發光二極體晶粒110的支撐層121朝向陣列基板50的方式,將發光二極體晶安裝於具有主動元件51的陣列基板50上。舉例而言,於微型取放機或轉印基板下壓或是提取的過程中,會在發光二極體晶粒110與載板30之間產生應力,而前述的應力會使發光二極體晶粒110與載板30之間的連接結構182產生對應的斷裂(crack),如此一來,可以使發光二極體晶粒110自載板30分離而可被轉移。在其他可行的實施例中,也可藉由蝕刻或其他適宜的方式,將發光二極體晶粒110與載板30之間的連接結構182移除,以使發光二極體晶粒110自載板30分離而可被轉移。Please refer to FIG. 1J. For example, a light-emitting diode die 110 may be obtained by using a pick and place machine, polydimethylsiloxane (PDMS) substrate transfer, or other suitable transfer processes. With the supporting layer 121 facing the array substrate 50, the light-emitting diode crystal is mounted on the array substrate 50 having the active element 51. For example, during the process of pressing down or extracting the micro pick-up or transfer substrate, stress will be generated between the light-emitting diode die 110 and the carrier plate 30, and the aforementioned stress will cause the light-emitting diode. The connection structure 182 between the die 110 and the carrier plate 30 generates a corresponding crack. In this way, the light emitting diode die 110 can be separated from the carrier plate 30 and can be transferred. In other feasible embodiments, the connection structure 182 between the light-emitting diode crystal grains 110 and the carrier plate 30 may also be removed by etching or other suitable methods, so that the light-emitting diode crystal grains 110 are free from The carrier plate 30 is separated and can be transferred.
在本實施例中,發光二極體晶粒110可以藉由黏著膠層60固定於陣列基板50上。舉例而言,可以藉由塗佈法、黏合法、溶膠凝膠法(Sol-Gel method)、壓合法或其他適宜的方式將環氧樹脂(epoxy)、光阻或矽膠或其他適宜的膠材形成於陣列基板50上。然後,可以在將發光二極體晶粒110置於覆有膠材的陣列基板50上之後,依據膠材的性質進行光聚合(photopolymerization)或烘烤(baking)製程,使膠材固化而形成黏著膠層60。In this embodiment, the light-emitting diode die 110 may be fixed on the array substrate 50 by an adhesive layer 60. For example, epoxy, photoresist, or silicone or other suitable materials can be applied by coating, adhesion, Sol-Gel method, compression, or other suitable methods. It is formed on the array substrate 50. Then, after the light-emitting diode crystal grains 110 are placed on the glue-coated array substrate 50, a photopolymerization or baking process may be performed according to the properties of the glue, and the glue is cured to form胶 胶 胶层 60。 Adhesive layer 60.
在本實施例中,由於發光二極體晶粒110具有支撐層121,且支撐層121的厚度121h大於著膠層的厚度60h。因此,在發光二極體晶粒110固定至陣列基板50的過程中,縱使膠材因擠壓而使黏著膠層60具有輕微的黏著膠突起61,所形成的黏著膠層60也不會進一步填入圖案化絕緣層181的第一開口181a。In this embodiment, the light-emitting diode die 110 has a support layer 121, and the thickness 121h of the support layer 121 is greater than the thickness of the adhesive layer 60h. Therefore, during the process of fixing the light-emitting diode crystal grains 110 to the array substrate 50, even if the adhesive material is pressed to make the adhesive adhesive layer 60 have a slight adhesive adhesive protrusion 61, the formed adhesive adhesive layer 60 will not further The first opening 181a of the patterned insulating layer 181 is filled.
請參照圖1K及圖1N,例如可以藉由黃光微影蝕刻、機械穿孔或雷射鑽孔或其他適宜的方式,以於黏著膠層60上形成多個黏著膠層開口60a,且黏著膠層開口60a暴露出陣列基板50上對應的第一連接墊52與第二連接墊53。Please refer to FIGS. 1K and 1N. For example, a plurality of adhesive layer openings 60 a may be formed on the adhesive layer 60 by yellow light lithography etching, mechanical perforation or laser drilling, or other suitable methods. 60a exposes the corresponding first connection pads 52 and the second connection pads 53 on the array substrate 50.
接著參照圖1L及圖1O,於陣列基板50上形成多個第一電極71與多個第二電極72。各個第一電極71透過對應的圖案化絕緣層181的第一開口181a電性連接至對應的發光二極體晶粒110的第一導電層131。各個第二電極72透過對應的圖案化絕緣層181的第二開口181b電性連接至對應的發光二極體晶粒110的第二導電層171。更詳而言之,在本實施例中,各個發光二極體晶粒110的第一導電層131藉由第一電極71與第一連接墊52電性連接;各個發光二極體晶粒110的第二導電層171藉由第二電極72與第二連接墊53電性連接。如前述,由於發光二極體晶粒110的支撐層121的厚度121h大於黏著膠層60的厚度60h,因此在形成的第一電極71時,可以降低第一電極71無法透過第一開口181a電性連接至第一導電層131的可能,而可以提升顯示裝置100的良率。1L and FIG. 10, a plurality of first electrodes 71 and a plurality of second electrodes 72 are formed on the array substrate 50. Each first electrode 71 is electrically connected to the first conductive layer 131 of the corresponding light-emitting diode die 110 through the first opening 181 a of the corresponding patterned insulating layer 181. Each second electrode 72 is electrically connected to the second conductive layer 171 of the corresponding light emitting diode die 110 through the second opening 181 b of the corresponding patterned insulating layer 181. More specifically, in this embodiment, the first conductive layer 131 of each light emitting diode die 110 is electrically connected to the first connection pad 52 through the first electrode 71; each light emitting diode die 110 The second conductive layer 171 is electrically connected to the second connection pad 53 through the second electrode 72. As mentioned above, since the thickness 121h of the support layer 121 of the light-emitting diode die 110 is greater than the thickness 60h of the adhesive layer 60, when the first electrode 71 is formed, the first electrode 71 can be prevented from passing through the first opening 181a. The possibility of being electrically connected to the first conductive layer 131 can improve the yield of the display device 100.
經過上述製程後即可大致上完成本實施例的顯示裝置100的製作。上述的顯示裝置100包括陣列基板50、至少一發光二極體晶粒110、圖案化絕緣層181、第一電極71、第二電極72以及黏著膠層60。發光二極體晶粒110配置於陣列基板50上且與陣列基板50電性連接。發光二極體晶粒110包括自陣列基板50依序堆疊的支撐層121、第一導電層131、第一半導體層141、發光層151、第二半導體層161以及第二導電層171。在陣列基板50的垂直投影方向上,第一半導體層141的垂直投影面積小於支撐層121的垂直投影面積且位於支撐層121的垂直投影面積範圍內。圖案化絕緣層181覆蓋於發光二極體晶粒110上,且圖案化絕緣層181具有至少一第一開口181a以及至少一第二開口181b。第一電極71透過第一開口181a電性連接至第一導電層131。第二電極72透過第二開口181b電性連接至第二導電層171。黏著膠層60位於陣列基板50與發光二極體晶粒110的支撐層121之間。After the above process, the manufacturing of the display device 100 of this embodiment can be substantially completed. The display device 100 described above includes an array substrate 50, at least one light emitting diode die 110, a patterned insulating layer 181, a first electrode 71, a second electrode 72, and an adhesive layer 60. The light emitting diode die 110 is disposed on the array substrate 50 and is electrically connected to the array substrate 50. The light emitting diode die 110 includes a support layer 121, a first conductive layer 131, a first semiconductor layer 141, a light emitting layer 151, a second semiconductor layer 161, and a second conductive layer 171 sequentially stacked from the array substrate 50. In the vertical projection direction of the array substrate 50, the vertical projection area of the first semiconductor layer 141 is smaller than the vertical projection area of the support layer 121 and is within the range of the vertical projection area of the support layer 121. The patterned insulating layer 181 covers the light-emitting diode die 110, and the patterned insulating layer 181 has at least a first opening 181a and at least a second opening 181b. The first electrode 71 is electrically connected to the first conductive layer 131 through the first opening 181a. The second electrode 72 is electrically connected to the second conductive layer 171 through the second opening 181b. The adhesive layer 60 is located between the array substrate 50 and the support layer 121 of the light-emitting diode die 110.
陣列基板50包括主動元件51,其中第二電極72藉由第二連接墊53與主動元件51電性連接,以接收主動元件51所傳遞的對應電壓。主動元件51包括源極S、汲極D、閘極G以及通道層CH。閘極G與掃描線(未繪示)電性連接。源極S與資料線(未繪示)電性連接。在本實施例中,主動元件51例如為低溫多晶矽薄膜電晶體(Low temperture poly Si thin film transistor;LTPS TFT),但本發明並不以此為限制。在操作上,第一電極71例如藉由第一連接墊52電性連接至一共通電壓源,以接收共通電壓源所輸出的共通電壓(common voltage),而閘極G可以控制主動元件51的開啟(導通)與關閉(斷路),當主動元件51為開啟(導通)的情形下,主動元件51可以允許源極S藉由通道層CH電性導通至汲極D,以使發光二極體晶粒110接收來自於汲極D所傳遞的對應電壓而發光。The array substrate 50 includes an active device 51. The second electrode 72 is electrically connected to the active device 51 through the second connection pad 53 to receive the corresponding voltage transmitted by the active device 51. The active device 51 includes a source S, a drain D, a gate G, and a channel layer CH. The gate G is electrically connected to a scanning line (not shown). The source S is electrically connected to the data line (not shown). In this embodiment, the active device 51 is, for example, a low temperture poly Si thin film transistor (LTPS TFT), but the invention is not limited thereto. In operation, the first electrode 71 is electrically connected to a common voltage source through the first connection pad 52 to receive a common voltage output by the common voltage source, and the gate G can control the active element 51. On (on) and off (off), when the active element 51 is on (on), the active element 51 can allow the source S to be electrically conducted to the drain D through the channel layer CH to make the light emitting diode The die 110 receives a corresponding voltage transmitted from the drain D and emits light.
在本實施例中,支撐層121為絕緣材質。在陣列基板50的垂直投影方向上,部分的第一導電層131的上表面131a未被第一半導體層141覆蓋,且第一開口181a與部分的第一導電層131的上表面131a對應設置,以使第一電極71可設置於第一開口181a中,而可直接與第一導電層131接觸且電性連接。In this embodiment, the supporting layer 121 is made of an insulating material. In the vertical projection direction of the array substrate 50, a portion of the upper surface 131a of the first conductive layer 131 is not covered by the first semiconductor layer 141, and a first opening 181a is provided corresponding to a portion of the upper surface 131a of the first conductive layer 131. Therefore, the first electrode 71 can be disposed in the first opening 181a, and can be directly in contact with and electrically connected to the first conductive layer 131.
在本實施例中,支撐層121的厚度121h大於黏著膠層60的厚度60h,且支撐層121可以包括布拉格反射結構。如此一來,在顯示裝置100的製程中,可以避免黏著膠層60填入圖案化絕緣層181的第一開口181a。並且,在顯示裝置100的應用上,可以藉由支撐層121的布拉格反射結構反射由發光材料層150所產生的光線,進而可增加光利用率,以提升顯示裝置100的出光效率。In this embodiment, the thickness 121h of the support layer 121 is greater than the thickness 60h of the adhesive layer 60, and the support layer 121 may include a Bragg reflection structure. In this way, during the manufacturing process of the display device 100, the adhesive layer 60 can be prevented from filling the first opening 181a of the patterned insulating layer 181. In addition, in the application of the display device 100, the Bragg reflection structure of the support layer 121 can be used to reflect the light generated by the light emitting material layer 150, thereby increasing the light utilization rate and improving the light emitting efficiency of the display device 100.
圖2A、圖2B、圖2C、圖2F及圖2G是依照本發明的第二實施例的顯示裝置的部分製造過程的局部剖面示意圖。圖2D是依照本發明的第二實施例的顯示裝置的部分製造過程的局部上視示意圖。圖2E是依照本發明的第二實施例的顯示裝置的部分製造過程的局部上視示意圖。具體而言,圖2B與圖2C所示的剖面位置可以參考圖1E與圖1I所示的剖面位置;圖2F可以為圖2D中D-D’剖線的剖面示意圖;圖2G可以為圖2E中E-E’剖線的剖面示意圖,且為求簡潔以清楚表示,於圖2D與圖2E中省略繪示了部分的模層。在此必須說明的是,圖2A至圖2G的實施例沿用圖1A至圖1O的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明,關於省略部分的說明可參考前述實施例,下述實施例不再重複贅述。FIG. 2A, FIG. 2B, FIG. 2C, FIG. 2F, and FIG. 2G are partial cross-sectional views of a part of a manufacturing process of a display device according to a second embodiment of the present invention. FIG. 2D is a schematic partial top view of a manufacturing process of a display device according to a second embodiment of the present invention. FIG. 2E is a schematic partial top view of a manufacturing process of a display device according to a second embodiment of the present invention. Specifically, the cross-sectional positions shown in FIG. 2B and FIG. 2C can refer to the cross-sectional positions shown in FIG. 1E and FIG. 1I; FIG. 2F can be a schematic cross-sectional view taken along the line DD 'in FIG. 2D; and FIG. 2G can be FIG. 2E The cross-sectional schematic diagram of the middle E-E 'section line is shown clearly for the sake of brevity. In FIG. 2D and FIG. 2E, a part of the mold layer is omitted. It must be noted here that the embodiment of FIGS. 2A to 2G follows the component numbers and parts of the embodiments of FIGS. 1A to 10, in which the same or similar symbols are used to indicate the same or similar components, and the same components are omitted. For the description of the technical content, for the description of the omitted parts, refer to the foregoing embodiments, and the following embodiments are not repeated.
請同時參照圖2A至圖2G,本實施例的顯示裝置200的製造過程與圖1A至圖1O的實施例的顯示裝置100的製造過程相似,兩者的差異在於:支撐材料層220包括導電材質。詳細而言,本實施例的顯示裝置200的製造方法可以如以下的內容所述。Please refer to FIGS. 2A to 2G at the same time. The manufacturing process of the display device 200 of this embodiment is similar to the manufacturing process of the display device 100 of the embodiment of FIGS. 1A to 10. The difference between the two is that the supporting material layer 220 includes a conductive material. . In detail, the manufacturing method of the display device 200 of this embodiment can be described as follows.
首先,請參照圖2A。提供基板10,其中基板10的表面10a上具有依序堆疊且全面性地覆蓋於基板10的表面10a上的第二半導體材料層160、發光材料層150、第一半導體材料層140、第一導電材料層130以及支撐材料層220。First, please refer to FIG. 2A. A substrate 10 is provided, wherein a surface 10a of the substrate 10 has a second semiconductor material layer 160, a light emitting material layer 150, a first semiconductor material layer 140, and a first conductive layer that are sequentially and comprehensively covered on the surface 10a of the substrate 10. The material layer 130 and the supporting material layer 220.
在本實施例中,支撐材料層220為包括導電材質。在本實施例中,支撐材料層可以包括導電的分佈式布拉格反射器,導電的分佈式布拉格反射器的材質例如是鋁、矽及/或二氧化矽的疊層,但本發明不限於此。在另一實施例中,支撐材料層220可以為金屬,且具有可反射功能。In this embodiment, the supporting material layer 220 includes a conductive material. In this embodiment, the supporting material layer may include a conductive distributed Bragg reflector. The material of the conductive distributed Bragg reflector is, for example, a laminate of aluminum, silicon, and / or silicon dioxide, but the present invention is not limited thereto. In another embodiment, the supporting material layer 220 may be a metal and has a reflective function.
接著,請參照圖2A至圖2B。類似於圖1A至圖1E的步驟,可以藉由分離蝕刻製程以形成多個貫穿第二導電材料層170、第二半導體材料層160、發光材料層150、第一半導體材料層140、第一導電材料層130以及支撐材料層220的溝槽40’,以分別構成各個發光二極體晶粒210的第二導電層171、第二半導體層161、發光層151、第一半導體層141、第一導電層231以及支撐層221。Please refer to FIGS. 2A to 2B. Similar to the steps of FIG. 1A to FIG. 1E, a plurality of through-second conductive material layers 170, second semiconductor material layers 160, light-emitting material layers 150, first semiconductor material layers 140, and first conductive layers may be formed by a separate etching process. The material layer 130 and the trench 40 ′ supporting the material layer 220 constitute the second conductive layer 171, the second semiconductor layer 161, the light emitting layer 151, the first semiconductor layer 141, and the first The conductive layer 231 and the support layer 221.
在本實施例中,由於發光二極體晶粒210的支撐層221包括導電材質,因此第一導電層231的面積可以等於第一半導體層141的面積,也就是說,支撐層221的面積可以大於第一半導體層141的面積或者支撐層221的面積可以大於第一導電層231的面積,但本發明不限於此。由於發光二極體晶粒210的支撐層221與第一導電層231都可以導電,因此在其他實施例中,第一導電層231的面積也可以等於支撐層221的面積。In this embodiment, since the support layer 221 of the light-emitting diode die 210 includes a conductive material, the area of the first conductive layer 231 may be equal to the area of the first semiconductor layer 141, that is, the area of the support layer 221 may be The area larger than the area of the first semiconductor layer 141 or the support layer 221 may be larger than the area of the first conductive layer 231, but the present invention is not limited thereto. Since both the support layer 221 and the first conductive layer 231 of the light-emitting diode die 210 can conduct electricity, in other embodiments, the area of the first conductive layer 231 may be equal to the area of the support layer 221.
接著,請參照圖2B至圖2C。首先,類似於圖1E至圖1I的步驟,在形成絕緣材料層180(如圖1G所繪示)後,例如可以藉由蝕刻的方式將絕緣材料層180圖案化,以形成多個圖案化絕緣層281以及多個連接結構282。如圖2C所示,各個圖案化絕緣層281包括第一開口281a以及第二開口281b,其中第一開口281a暴露出各個發光二極體晶粒210中未被第一導電層231所覆蓋的部分支撐層221,第二開口281b暴露出各個發光二極體晶粒210中的部分第二導電層171。Please refer to FIG. 2B to FIG. 2C. First, similar to the steps of FIG. 1E to FIG. 1I, after forming the insulating material layer 180 (as shown in FIG. 1G), the insulating material layer 180 can be patterned by, for example, etching to form a plurality of patterned insulation. The layer 281 and the plurality of connection structures 282. As shown in FIG. 2C, each patterned insulating layer 281 includes a first opening 281a and a second opening 281b, wherein the first opening 281a exposes a portion of each light emitting diode die 210 that is not covered by the first conductive layer 231 The supporting layer 221 and the second opening 281b expose a part of the second conductive layer 171 in each of the light-emitting diode grains 210.
接著,請參照圖2D與圖2F。類似於圖1J至圖1K的步驟,以發光二極體晶粒210的支撐層221朝向陣列基板50的方式,將發光二極體晶210藉由黏著膠層60安裝於陣列基板50上。Please refer to FIG. 2D and FIG. 2F. Similar to the steps of FIGS. 1J to 1K, the light-emitting diode crystal 210 is mounted on the array substrate 50 through the adhesive layer 60 with the support layer 221 of the light-emitting diode crystal 210 facing the array substrate 50.
接著,請參照圖2E與圖2G。於陣列基板50上形成多個第一電極71與多個第二電極72。第一電極71電性連接至第一導電層231。第二電極72電性連接至第二導電層171。在本實施例中,各個第一電極71透過對應的圖案化絕緣層281的第一開口281a電性連接至對應的發光二極體晶粒210的支撐層221,以電性連接至第一導電層231。第二電極72透過第二開口281b以電性連接第二導電層171。更詳而言之,在本實施例中,第一導電層231藉由第一電極71和第一連接墊52電性連接至一共通電壓源,以接收共通電壓源所輸出的共通電壓(common voltage);第二導電層171藉由第二電極72和第二連接墊52與主動元件51電性連接,以接收主動元件51所傳遞的對應電壓,但本發明不限於此。2E and 2G. A plurality of first electrodes 71 and a plurality of second electrodes 72 are formed on the array substrate 50. The first electrode 71 is electrically connected to the first conductive layer 231. The second electrode 72 is electrically connected to the second conductive layer 171. In this embodiment, each first electrode 71 is electrically connected to the supporting layer 221 of the corresponding light emitting diode die 210 through the first opening 281a of the corresponding patterned insulating layer 281, and is electrically connected to the first conductive layer. Layer 231. The second electrode 72 is electrically connected to the second conductive layer 171 through the second opening 281b. More specifically, in this embodiment, the first conductive layer 231 is electrically connected to a common voltage source through the first electrode 71 and the first connection pad 52 to receive a common voltage output by the common voltage source (common voltage); the second conductive layer 171 is electrically connected to the active element 51 through the second electrode 72 and the second connection pad 52 to receive the corresponding voltage transmitted by the active element 51, but the present invention is not limited thereto.
值得注意的是,由於發光二極體晶粒210的支撐層221可以導電,因此在圖案化絕緣層281的配置上至少需覆蓋於支撐層221的部分側表面221b上,以使第二電極72與支撐層221可以藉由圖案化絕緣層281而彼此分離。It is worth noting that since the support layer 221 of the light-emitting diode die 210 can conduct electricity, the configuration of the patterned insulating layer 281 needs to cover at least part of the side surface 221b of the support layer 221 so that the second electrode 72 The support layer 221 can be separated from each other by patterning the insulating layer 281.
經過上述製程後即可大致上完成本實施例的顯示裝置200的製作。本實施例的顯示裝置200與前述實施例的顯示裝置100類似,差別在於:支撐層221包括導電材質,且各發光二極體晶粒210的支撐層221的面積大於第一半導體層141的面積。在陣列基板50的垂直投影方向上,部分的支撐層221的上表面221a未被第一導電層231覆蓋,且第一開口281a與部分的支撐層221的上表面221a對應設置,以使第一電極71可設置於第一開口281a中,而可直接與支撐層221接觸且電性連接。After the above process, the manufacturing of the display device 200 of this embodiment can be substantially completed. The display device 200 of this embodiment is similar to the display device 100 of the previous embodiment, except that the support layer 221 includes a conductive material, and the area of the support layer 221 of each light-emitting diode die 210 is larger than the area of the first semiconductor layer 141. . In the vertical projection direction of the array substrate 50, a portion of the upper surface 221a of the support layer 221 is not covered by the first conductive layer 231, and a first opening 281a is provided correspondingly to a portion of the upper surface 221a of the support layer 221 so that the first The electrode 71 may be disposed in the first opening 281a, and may be directly in contact with the support layer 221 and electrically connected.
在本實施例中,支撐層221的厚度221h大於黏著膠層60的厚度60h,且支撐層221可以包括布拉格反射結構。如此一來,在顯示裝置200的製程中,可以避免黏著膠層60不會填入圖案化絕緣層281的第一開口281a。並且,在顯示裝置200的應用上,可以藉由支撐層221的布拉格反射結構反射由發光材料層150所產生的光線,進而可增加光利用率,以提升顯示裝置200的出光效率。In this embodiment, the thickness 221h of the support layer 221 is greater than the thickness 60h of the adhesive layer 60, and the support layer 221 may include a Bragg reflection structure. In this way, during the manufacturing process of the display device 200, it is possible to prevent the adhesive layer 60 from filling the first opening 281 a of the patterned insulating layer 281. In addition, in the application of the display device 200, the Bragg reflection structure of the support layer 221 can be used to reflect the light generated by the luminescent material layer 150, thereby increasing the light utilization rate and improving the light output efficiency of the display device 200.
綜上所述,本發明是將用於構成發光二極體晶粒的第二半導體材料層、發光材料層、第一半導體材料層、第一導電材料層以及支撐材料層覆蓋於基板上,不進行圖案化的步驟,並將前述的模層轉移至載板。由於前述的模層並未圖案化,故在轉移的過程並不會有偏移所造成的影響。然後,用於構成發光二極體晶粒的第二導電材料層再覆蓋於載板上後,才將第二導電材料層、第二半導體材料層、發光材料層、第一半導體材料層、第一導電材料層以及支撐材料層圖案化,以形成多個彼此分離的發光二極體晶粒,且在載板上的發光二極體晶粒是藉由連接結構連接至載板。然後,才將發光二極體晶粒轉移至陣列基板以構成顯示裝置。因此,可以降低在製造過程中因為發光二極體晶粒的偏移所造成的影像,而可以提升顯示裝置的良率。In summary, the present invention covers the substrate with the second semiconductor material layer, the light emitting material layer, the first semiconductor material layer, the first conductive material layer, and the supporting material layer for constituting the light emitting diode crystal grains. A patterning step is performed, and the aforementioned mold layer is transferred to a carrier board. Since the aforementioned mold layer is not patterned, there is no influence caused by the offset during the transfer process. Then, after the second conductive material layer for forming the light-emitting diode crystal grains is covered on the carrier board, the second conductive material layer, the second semiconductor material layer, the light-emitting material layer, the first semiconductor material layer, the first A conductive material layer and a supporting material layer are patterned to form a plurality of light-emitting diode crystal grains separated from each other, and the light-emitting diode crystal grains on the carrier board are connected to the carrier board through a connection structure. Then, the light-emitting diode crystals are transferred to the array substrate to constitute a display device. Therefore, the image caused by the shift of the light emitting diode crystal grains during the manufacturing process can be reduced, and the yield of the display device can be improved.
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed as above with the examples, it is not intended to limit the present invention. Any person with ordinary knowledge in the technical field can make some modifications and retouching without departing from the spirit and scope of the present invention. The protection scope of the present invention shall be determined by the scope of the attached patent application.
100、200:顯示裝置 10:基板 10a:基板的表面 20:接著材料層 21:圖案化接著層 21a:接著層開口 30:載板 30a:載板的表面 40、40’:溝槽 41:空隙 50:陣列基板 51:主動元件 S:源極 D:汲極 G:閘極 CH:通道層 52:第一連接墊 53:第二連接墊 60:黏著膠層 60a:黏著膠層開口 60h:黏著膠層的厚度 61:黏著膠突起 71:第一電極 72:第二電極 110、210:發光二極體晶粒 120、220:支撐材料層 130:第一導電材料層 140:第一半導體材料層 150:發光材料層 160:第二半導體材料層 170:第二導電材料層 180:絕緣材料層 121、221:支撐層 221a:支撐層的上表面 221b:支撐層的側表面 121h、221h:支撐層的厚度 131、231:第一導電層 131a:第一導電層的上表面 141:第一半導體層 151:發光層 161:第二半導體層 171:第二導電層 181、281:圖案化絕緣層 181a、281a:第一開口 181b、281a:第二開口 182:連接結構100, 200: Display device 10: Substrate 10a: Surface of substrate 20: Adhesive material layer 21: Patterned adhesive layer 21a: Adhesive layer opening 30: Carrier board 30a: Surface of carrier board 40, 40 ': Trench 41: Gap 50: Array substrate 51: Active element S: Source D: Drain G: Gate CH: Channel layer 52: First connection pad 53: Second connection pad 60: Adhesive layer 60a: Adhesive layer opening 60h: Adhesive Thickness of the adhesive layer 61: Adhesive protrusions 71: First electrode 72: Second electrode 110, 210: Light-emitting diode grains 120, 220: Support material layer 130: First conductive material layer 140: First semiconductor material layer 150: luminescent material layer 160: second semiconductor material layer 170: second conductive material layer 180: insulating material layers 121, 221: support layer 221a: upper surface of the support layer 221b: side surfaces of the support layer 121h, 221h: support layer Thickness 131, 231: first conductive layer 131a: upper surface of the first conductive layer 141: first semiconductor layer 151: light emitting layer 161: second semiconductor layer 171: second conductive layer 181, 281: patterned insulating layer 181a 281a: First opening 181b, 2 81a: second opening 182: connection structure
圖1A至圖1L是依照本發明的第一實施例的顯示裝置的製造過程的局部剖面示意圖。 圖1M是依照本發明的第一實施例的顯示裝置的部分製造過程的局部上視示意圖。 圖1N是依照本發明的第一實施例的顯示裝置的部分製造過程的局部上視示意圖。 圖1O是依照本發明的第一實施例的顯示裝置的部分製造過程的局部上視示意圖。 圖2A、圖2B、圖2C、圖2F及圖2G是依照本發明的第二實施例的顯示裝置的部分製造過程的局部剖面示意圖。 圖2D是依照本發明的第二實施例的顯示裝置的部分製造過程的局部上視示意圖。 圖2E是依照本發明的第二實施例的顯示裝置的部分製造過程的局部上視示意圖。1A to 1L are schematic partial cross-sectional views illustrating a manufacturing process of a display device according to a first embodiment of the present invention. FIG. 1M is a schematic partial top view of a manufacturing process of a display device according to a first embodiment of the present invention. FIG. 1N is a schematic partial top view of a manufacturing process of a display device according to a first embodiment of the present invention. FIG. 10 is a schematic partial top view of a manufacturing process of a display device according to a first embodiment of the present invention. FIG. 2A, FIG. 2B, FIG. 2C, FIG. 2F, and FIG. 2G are partial cross-sectional views of a part of a manufacturing process of a display device according to a second embodiment of the present invention. FIG. 2D is a schematic partial top view of a manufacturing process of a display device according to a second embodiment of the present invention. FIG. 2E is a schematic partial top view of a manufacturing process of a display device according to a second embodiment of the present invention.
Claims (12)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107107477A TWI679762B (en) | 2018-03-06 | 2018-03-06 | Display device and manufacturing method thereof |
CN201810438906.XA CN108461508A (en) | 2018-03-06 | 2018-05-09 | Display device and method for manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107107477A TWI679762B (en) | 2018-03-06 | 2018-03-06 | Display device and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201939739A TW201939739A (en) | 2019-10-01 |
TWI679762B true TWI679762B (en) | 2019-12-11 |
Family
ID=63215095
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107107477A TWI679762B (en) | 2018-03-06 | 2018-03-06 | Display device and manufacturing method thereof |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN108461508A (en) |
TW (1) | TWI679762B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109300919B (en) * | 2018-10-15 | 2020-09-29 | 上海天马微电子有限公司 | Micro LED display substrate, manufacturing method thereof and display device |
CN110600524B (en) * | 2019-09-29 | 2022-05-17 | 昆山工研院新型平板显示技术中心有限公司 | Array substrate, display panel and preparation method thereof |
TWI779242B (en) * | 2019-10-28 | 2022-10-01 | 錼創顯示科技股份有限公司 | Micro light-emitting diode device |
TWI750838B (en) * | 2020-10-08 | 2021-12-21 | 友達光電股份有限公司 | Display panel and method for manufacturing the same |
CN112993138B (en) * | 2020-10-22 | 2022-02-25 | 重庆康佳光电技术研究院有限公司 | Chip substrate and manufacturing method thereof |
CN112993139B (en) * | 2020-11-10 | 2022-09-27 | 重庆康佳光电技术研究院有限公司 | Display panel, manufacturing method thereof and display device |
CN115332423A (en) * | 2022-08-19 | 2022-11-11 | 天津三安光电有限公司 | Light emitting diode and method for manufacturing the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW502463B (en) * | 2000-07-18 | 2002-09-11 | Sony Corp | Image display unit and method of producing image display unit |
US6770960B2 (en) * | 2001-12-03 | 2004-08-03 | Sony Corporation | Transferring semiconductor crystal from a substrate to a resin |
US20100258822A1 (en) * | 2009-04-08 | 2010-10-14 | Sony Corporation | Semiconductor light-emitting device assembly manufacturing method, semiconductor light-emitting device, electronic device, and image display device |
TW201436286A (en) * | 2013-03-08 | 2014-09-16 | Au Optronics Corp | Manufacturing method of light emitting diode array and manufacturing method of light emitting diode display device |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8207547B2 (en) * | 2009-06-10 | 2012-06-26 | Brudgelux, Inc. | Thin-film LED with P and N contacts electrically isolated from the substrate |
CN106716641B (en) * | 2014-10-17 | 2021-07-09 | 英特尔公司 | Miniature LED display and assembly |
TWI618266B (en) * | 2016-09-07 | 2018-03-11 | 友達光電股份有限公司 | Interposer structure of mirco-light emitting diode unit and fabricating method thereof, mirco-light emitting diode unit and fabricating method thereof and mirco-light emitting diode apparatus |
CN107170773B (en) * | 2017-05-23 | 2019-09-17 | 深圳市华星光电技术有限公司 | Micro- LED display panel and preparation method thereof |
-
2018
- 2018-03-06 TW TW107107477A patent/TWI679762B/en active
- 2018-05-09 CN CN201810438906.XA patent/CN108461508A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW502463B (en) * | 2000-07-18 | 2002-09-11 | Sony Corp | Image display unit and method of producing image display unit |
US6770960B2 (en) * | 2001-12-03 | 2004-08-03 | Sony Corporation | Transferring semiconductor crystal from a substrate to a resin |
US20100258822A1 (en) * | 2009-04-08 | 2010-10-14 | Sony Corporation | Semiconductor light-emitting device assembly manufacturing method, semiconductor light-emitting device, electronic device, and image display device |
TW201436286A (en) * | 2013-03-08 | 2014-09-16 | Au Optronics Corp | Manufacturing method of light emitting diode array and manufacturing method of light emitting diode display device |
Also Published As
Publication number | Publication date |
---|---|
CN108461508A (en) | 2018-08-28 |
TW201939739A (en) | 2019-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI679762B (en) | Display device and manufacturing method thereof | |
KR102531884B1 (en) | Display device and method for forming the same | |
US10833220B2 (en) | Micro light emitting diode device | |
US11302842B2 (en) | Micro light emitting diode device and manufacturing method thereof | |
TWI644420B (en) | Device substrate and manufacturing method thereof | |
US9349712B2 (en) | Doubled substrate multi-junction light emitting diode array structure | |
TWI478392B (en) | Semiconductor light emitting device and method for manufacturing same | |
US20120181568A1 (en) | Micro-interconnects for light-emitting diodes | |
TW201114003A (en) | Chip package structure and method for fabricating the same | |
JP2010103186A (en) | Method of manufacturing semiconductor light emitting apparatus | |
TW201342657A (en) | Stacked LED device using oxide bonding | |
KR20220020936A (en) | Display panel, display device and manufacturing method of display panel | |
TWI802192B (en) | Light-emitting element, light-emitting assembly and display device including the same and manufacturing method of display device | |
KR20150000387A (en) | Light emitting device and method of fabricating the same | |
JPWO2021020393A5 (en) | ||
KR101128261B1 (en) | Fully wafer level processed light emitting diode package and methods for manufacturing a light emitting diode package | |
JP2020004882A (en) | Method of manufacturing light-emitting module | |
JP4617846B2 (en) | Semiconductor light emitting device, manufacturing method thereof, and manufacturing method of image display device | |
TWI680601B (en) | Light emitting device, display apparatus and manufacturing methods of light emitting device and display apparatus | |
TWI467808B (en) | Light emitting device, method of manufacturing the same and light emitting apparatus | |
KR20100049055A (en) | Separation of semiconductor devices | |
KR20090028235A (en) | Gan-based light emitting diode and method for fabricating the same | |
TWI782840B (en) | Light-emitting element, light-emitting assembly and display device including the same and manufacturing method of display device | |
US12057527B2 (en) | Light emitting diode | |
US20230064954A1 (en) | Display device and manufacturing method thereof |