Nothing Special   »   [go: up one dir, main page]

TWI496324B - 發光二極體封裝體 - Google Patents

發光二極體封裝體 Download PDF

Info

Publication number
TWI496324B
TWI496324B TW099106571A TW99106571A TWI496324B TW I496324 B TWI496324 B TW I496324B TW 099106571 A TW099106571 A TW 099106571A TW 99106571 A TW99106571 A TW 99106571A TW I496324 B TWI496324 B TW I496324B
Authority
TW
Taiwan
Prior art keywords
substrate
emitting diode
layer
light emitting
disposed
Prior art date
Application number
TW099106571A
Other languages
English (en)
Other versions
TW201117438A (en
Inventor
Kuo Ching Chang
Wu Cheng Kuo
Tzu Han Lin
Original Assignee
Semileds Optoelectronics Co
Visera Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semileds Optoelectronics Co, Visera Technologies Co Ltd filed Critical Semileds Optoelectronics Co
Publication of TW201117438A publication Critical patent/TW201117438A/zh
Application granted granted Critical
Publication of TWI496324B publication Critical patent/TWI496324B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612Auxiliary members for layer connectors, e.g. spacers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/83815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85439Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01042Molybdenum [Mo]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01049Indium [In]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01073Tantalum [Ta]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/157Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/157Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/1579Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/483Containers
    • H01L33/486Containers adapted for surface mounting

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Led Device Packages (AREA)

Description

發光二極體封裝體
本發明係有關於一種發光二極體封裝體,特別有關於一種改善基底與發光二極體晶片之間接合強度的發光二極體封裝體。
發光二極體(light-emitting diode,簡稱LED)在人類的日常生活中扮演越來越重要的角色,其可以提供可靠且高亮度的光源,因此可應用在顯示裝置、交通號誌、指示燈元件以及其他的電子裝置上。發光二極體的製造是在基底上沈積n型摻雜的半導體層、主動層以及p型摻雜的半導體層而形成。在一些發光二極體中,於元件的一側形成n型接點,並在元件的另一相反側形成p型接點;在其他的發光二極體中,則在元件的同一側形成兩種接點。
在傳統的發光二極體封裝方法中,發光二極體晶片以導線架(lead frame)封裝技術封裝,其中發光二極體晶片藉由銀膠固定在導線架的表面上。導線架由塑膠材料製成,且具有設置在導線架底部表面上的導電墊,接著,經由導電墊與印刷電路板之間的焊球(solder ball)將導線架接合至印刷電路板上。然而,由於銀膠所提供的接合強度通常不足夠,因此發光二極體晶片會從導線架分離,並因此而降低發光二極體封裝體的信賴性。此外,銀膠無法使得發光二極體元件在操作期間所產生的熱有效地消散,因此,發光二極體元件的效能會受到阻礙。
在其他傳統的發光二極體封裝方法中,發光二極體晶片係經由共晶接合(eutectic bonding)方式固定在導線架的表面上,例如使用錫金焊料(Sn-Au solder)實施共晶接合,在這種發光二極體封裝體中,發光二極體晶片的磊晶層是形成於矽基底上。雖然錫金焊料具有較銀膠高的接合強度,但是其製造成本較高。
因此,業界亟需一種可以克服上述問題的發光二極體封裝體。
本發明係提供一種發光二極體封裝體,其經由在基底與發光二極體晶片之間提供較高的接合強度,而提升發光二極體封裝體的信賴性,並經由改善發光二極體封裝體的散熱效率,而提升發光二極體元件的效能。
在一實施例中,發光二極體封裝體包括基底以及設置於基底之上的第一金屬層,焊料層設置於第一金屬層上,然後,發光二極體晶片設置於焊料層上,其中發光二極體晶片包括導電基底以及形成於導電基底上的多層磊晶結構,且其中導電基底鄰接焊料層而設置。在此發光二極體封裝體中,發光二極體晶片的導電基底與基底上的第一金屬層以回焊製程焊接至焊料層。
在一實施例中,焊料層可由錫銅合金(Sn-Cu alloy)製成,發光二極體晶片的導電基底可由銅製成,且基底上的第一金屬層可由銀或金製成。依據本發明之一實施例,發光二極體晶片與基底之間的接合強度較傳統的封裝方法 高。
為了讓本發明之上述目的、特徵、及優點能更明顯易懂,以下配合所附圖式,作詳細說明如下:
本發明提供一種發光二極體封裝體,其在基底與發光二極體晶片之間具有高的接合強度,且具有高的散熱效率。第1圖係顯示依據本發明之一實施例,發光二極體封裝體的平面示意圖,如第1圖所示,發光二極體晶片300設置於基底100的空穴(cavity)102內,在一實施例中,發光二極體晶片300可以是垂直式(vertical)發光二極體晶片,在發光二極體晶片300的底部表面上具有下接點(未繪出),其例如為p型接點(p-typed contact),並且在發光二極體晶片300的頂部表面上具有上接點210,其例如為n型接點。在另一實施例中,發光二極體晶片300的下接點可以是n型接點,且發光二極體晶片300的上接點210可以是p型接點。在一實施例中,發光二極體晶片可以是水平式(horizontal)發光二極體晶片(未繪出),在水平式發光二極體晶片的頂部表面上具有兩個接點,其分別為p型接點與n型接點。此外,發光二極體晶片300還包含多層磊晶結構(multi-layer epitaxial structure)形成於導電基底上。
在基底100之上具有圖案化的多層金屬結構106,且其延伸至空穴102內,以形成導電墊。圖案化的第一金屬層108在圖案化的多層金屬結構106上形成,然後,發光二極體晶片300設置於圖案化的第一金屬層108之上。以 上視角度觀之,圖案化第一金屬層108的尺寸大抵上與發光二極體晶片300的尺寸相同,焊料層(solder layer)(未繪出)設置於發光二極體晶片300與圖案化第一金屬層108之間。在垂直式發光二極體晶片封裝的實施例中,發光二極體晶片300的下接點與上接點分別電性連接至圖案化的多層金屬結構106,發光二極體晶片300的下接點經由發光二極體晶片300的導電基底、焊料層以及圖案化的第一金屬層108,電性連接至圖案化的多層金屬結構106;發光二極體晶片300的上接點210經由導線116,電性連接至圖案化的多層金屬結構106。此外,還具有複數個導通孔(through via)112穿過圖案化的多層金屬結構106與基底100,這些導通孔112經由圖案化的多層金屬結構106,分別與發光二極體晶片300的上接點210及下接點電性連接,且發光二極體晶片300經由這些導通孔112電性連接至外部電路。
在另一水平式發光二極體晶片封裝(未繪出)的實施例中,發光二極體晶片頂部表面的兩個接點分別經由兩個導線,電性連接至圖案化的多層金屬結構。此外,穿過圖案化多層金屬結構與基底的多個導通孔,則經由圖案化的多層金屬結構和導線,分別與水平式發光二極體晶片的兩個接點電性連接。然後,水平式發光二極體晶片經由這些導通孔與外部電路電性連接。
第2A-2H圖係顯示依據本發明之一實施例,沿著第1圖的虛線2-2’,形成發光二極體封裝體的各階段之剖面示意圖。參閱第2A圖,首先提供基底100,其例如為半導體 基底、陶瓷基底或印刷電路板(PCB),在一實施例中,基底100可以是矽基底。接著,經由微影與蝕刻製程在基底100內形成空穴102,在一實施例中,空穴102的深度可介於約30μm至約150μm之間。然後,在基底100上與空穴102內順應性地形成絕緣層104,絕緣層104可經由化學氣相沈積法(chemical vapor deposition,簡稱CVD)、熱氧化法(thermal oxidation)或其他合適的製程形成。絕緣層104的材料可以是氧化矽(silicon oxide)、氮化矽(silicon nitride)或其他適合的材料。
接著,在絕緣層104上形成多層金屬結構105,在一實施例中,多層金屬結構105可由三層金屬層形成,例如為鈦鎢合金(TiW)、銅及鎳金屬層,可經由濺鍍法(sputtering)、物理氣相沈積法(physical vapor deposition,簡稱PVD)或其他合適的製程依序形成多層金屬結構105的三層金屬層。如第2A圖所示,絕緣層104與多層金屬結構105順應性地形成在基底100的表面上,以及空穴102的底部表面與側壁上。
接著,參閱第2B圖,以微影和蝕刻製程將多層金屬結構105圖案化,形成圖案化的多層金屬結構106,圖案化的多層金屬結構106可作為基底100上的導電墊。然後,在圖案化的多層金屬結構106上形成圖案化的第一金屬層108,在一實施例中,可經由在圖案化的多層金屬結構106上塗佈金屬層,然後以微影和蝕刻製程將金屬層圖案化,形成圖案化的第一金屬層108。在另一實施例中,圖案化的第一金屬層108可經由印刷(printing)方式形成。圖案化 第一金屬層108的材料可以是銅(Cu)、鎳(Ni)、金(Au)或銀(Ag),其中較佳為金或銀。值得注意的是,圖案化第一金屬層108的尺寸大抵上與後續在其上形成的發光二極體晶片的尺寸相同。同時,圖案化第一金屬層108的位置與發光二極體晶片的位置相同。
參閱第2C圖,提供一發光二極體晶片200,在一實施例中,發光二極體晶片200可以是藍光二極體晶片,其包含多層磊晶結構204形成於藍寶石基底(sapphire substrate)202上。接著,在多層磊晶結構204上形成接點206,接點206可由銦錫氧化物(indium tin oxide,簡稱ITO)、銀(Ag)、鋁(Al)、鉻(Cr)、鎳(Ni)、金(Au)、鉑(Pt)、鈀(Pd)、鈦(Ti)、鉭(Ta)、氮化鈦(TiN)、氮化鉭(TaN)、鉬(Mo)、鎢(W)或其他適合的導電材料形成。多層磊晶結構204可由緩衝層(buffer layer)、n型氮化鎵(n-GaN)層、多重量子井(multi-quantum well,簡稱MQW)主動層以及p型氮化鎵(p-GaN)層,依序在藍寶石基底202上形成而組成,其中緩衝層可以是氮化鋁(AlN)、氮化鎵(GaN)、氮化鋁鎵(AlGaN)或氮化鋁銦鎵(AlInGaN)層;多重量子井主動層可以是氮化銦鎵/氮化鎵(InGaN/GaN)或氮化鋁鎵/氮化鎵(AlGaN/GaN)多重量子井主動層;接點206可以是p型接點或n型接點。在一實施例中,藍寶石基底202係作為載體基底(carrier substrate)。
參閱第2D圖,在多層磊晶結構204之上形成導電基底208,在一實施例中,導電基底208可由銅製成,導電基底208可經由電鍍法、無電電鍍法或接合法(bonding process)形成。
接著,參閱第2E圖,在導電基底208形成之後,從多層磊晶結構204移除載體基底202,可經由雷射剝離(laser lift-off)製程、濕蝕刻製程、研磨(grinding)製程或化學機械研磨(chemical mechanical polishing,簡稱CMP)製程將載體基底202移除。然後,在多層磊晶結構204上形成接點210,接點210相對於接點206設置,以完成發光二極體晶片300。接點210可由銦錫氧化物(ITO)、銀(Ag)、鋁(Al)、鉻(Cr)、鎳(Ni)、金(Au)、鉑(Pt)、鈀(Pd)、鈦(Ti)、鉭(Ta)、氮化鈦(TiN)、氮化鉭(TaN)、鉬(Mo)、鎢(W)或其他適合的導電材料形成。接點210可以是p型接點或n型接點,其具有與接點206相反的導電性。
接著,參閱第2F圖,將發光二極體晶片300設置於基底100的空穴102內,且經由焊料層212將發光二極體晶片300焊接至圖案化第一金屬層108上。在一實施例中,焊料層212可由錫銅合金(Sn-Cu alloy)製成,其包含99至99.3重量百分比的錫,以及0.7至1重量百分比的銅。可由濺鍍法、電子束蒸鍍法(e-gun evaporation)或錫膏印刷法(stencil printing),在導電基底208上或圖案化第一金屬層108上形成焊料層212,然後,經由焊料層212以回焊(reflow)製程將發光二極體晶片300焊接至基底100上。
值得注意的是,在本發明的實施例中,發光二極體晶片300與基底100之間的接合強度較傳統使用銀膠的發光二極體封裝體之接合強度高。特別的是,可藉由將銅製成的導電基底208與錫銅合金的焊料層212焊接在一起,而 達到較高的接合強度。另外,將銀或金製成的圖案化第一金屬層108塗佈在圖案化多層金屬結構106上,以與錫銅合金的焊料層212焊接在一起,藉此可更加提升其接合強度。
接著,參閱第2G圖,形成複數個通孔(through hole)110穿過圖案化多層金屬結構106、絕緣層104以及基底100,然後,參閱第2H圖,在這些通孔110內填充導電材料,形成複數個導通孔(through via)112。另外,在基底100的底部表面上還形成導電墊114與導通孔112直接接觸,導電墊114可用於與外部電路(未繪出)電性連接。接著,形成導線116,使得發光二極體晶片300的上接點210與圖案化多層金屬結構106產生電性連接。因此,發光二極體晶片300的上接點210與下接點206可經由圖案化多層金屬結構106,分別與導通孔112電性連接,並且可經由導電墊114進一步地與外部電路電性連接,本發明一實施例之發光二極體封裝體的剖面示意圖如第2H圖所示。
接著,請參閱第3圖,其係顯示依據本發明另一實施例,發光二極體封裝體的剖面示意圖,第3圖與第2H圖之發光二極體封裝體的差別在於第3圖的發光二極體封裝體具有額外的金屬層214設置於發光二極體晶片300的導電基底208與焊料層212之間。在一實施例中,額外的金屬層214可以是銅、鎳、金或銀,其中較佳為金或銀。在此實施例中,額外的金屬層214可以增加發光二極體晶片300的歐姆接觸(ohmic contact),此外,在額外的金屬層214與錫銅合金的焊料層212之間可以達到較高的接合強度。
依據上述實施例,本發明之發光二極體封裝體具有許多優點,首先,在實施例中使用錫銅合金的焊料層與發光二極體晶片的銅導電基底焊接,因此,可以提升發光二極體晶片的導電基底與焊料層之間的接合強度。另外,在本發明之實施例中,基底上的多層金屬結構上塗佈有金或銀的金屬層,其可以進一步地提升基底上的金屬層與焊料層之間的接合強度。因此,本發明之發光二極體封裝體的信賴性較傳統使用銀膠的發光二極體封裝體佳。
第二,本發明之實施例使用由錫銅(Sn-Cu)合金製成的焊料層,其成本比錫金(Sn-Au)合金製成的焊料層低,因此,本發明之發光二極體封裝體的製造成本較傳統使用錫金共晶接合(Sn-Au eutectic bond)的發光二極體封裝體低。
第三,本發明之實施例使用錫銅(Sn-Cu)合金的焊料層與發光二極體晶片的銅導電基底以及基底之上的銀或金的金屬層焊接,因此可改善發光二極體封裝體的散熱效率,藉此提升本發明之發光二極體元件的發光效能。
另外,依據本發明之實施例,發光二極體晶片係設置在基底的空穴中,其可以避免發光二極體晶片從基底剝離,藉此提升發光二極體封裝體的信賴性。此外,本發明之發光二極體封裝體的實施例還可以應用在具有導通孔的基底上,因此,可降低發光二極體封裝體的尺寸。
雖然本發明已揭露較佳實施例如上,然其並非用以限定本發明,任何熟悉此項技藝者,在不脫離本發明之精神和範圍內,當可做些許更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定為準。
100‧‧‧基底
102‧‧‧空穴
104‧‧‧絕緣層
105‧‧‧多層金屬結構
106‧‧‧圖案化的多層金屬結構
108‧‧‧圖案化的第一金屬層
110‧‧‧通孔
112‧‧‧導通孔
114‧‧‧導電墊
116‧‧‧導線
200、300‧‧‧發光二極體晶片
202‧‧‧載體基底(藍寶石基底)
204‧‧‧多層磊晶結構
206、210‧‧‧接點
208‧‧‧導電基底
212‧‧‧焊料層
214‧‧‧額外的金屬層
第1圖係顯示依據本發明之一實施例,發光二極體封裝體的平面示意圖。
第2A-2H圖係顯示依據本發明之一實施例,形成發光二極體封裝體的剖面示意圖。
第3圖係顯示依據本發明之另一實施例,發光二極體封裝體的剖面示意圖。
100‧‧‧基底
102‧‧‧空穴
104‧‧‧絕緣層
106‧‧‧圖案化的多層金屬結構
108‧‧‧圖案化的第一金屬層
110‧‧‧通孔
112‧‧‧導通孔
114‧‧‧導電墊
116‧‧‧導線
300‧‧‧發光二極體晶片
204‧‧‧多層磊晶結構
206、210‧‧‧接點
208‧‧‧導電基底
212‧‧‧焊料層

Claims (9)

  1. 一種發光二極體封裝體,包括:一基底;一第一金屬層,設置於該基底之上;一焊料層,設置於該第一金屬層上;以及一發光二極體晶片,設置於該焊料層上,其中該發光二極體晶片包括一導電基底,一多層磊晶結構設置於該導電基底上,以及一下方接點設置於該導電基底與該多層磊晶結構之間,其中該導電基底相較於該下方接點更靠近該焊料層,且該導電基底直接接觸該焊料層。
  2. 如申請專利範圍第1項所述之發光二極體封裝體,其中該焊料層包括錫銅合金,且其中該錫銅合金包括99至99.3重量百分比的錫以及0.7至1重量百分比的銅。
  3. 如申請專利範圍第1項所述之發光二極體封裝體,其中該發光二極體晶片的該導電基底包括銅,且該第一金屬層包括銀、金、銅或鎳。
  4. 如申請專利範圍第1項所述之發光二極體封裝體,其中該基底包括半導體基底、陶瓷基底或印刷電路板。
  5. 如申請專利範圍第1項所述之發光二極體封裝體,更包括一空穴設置於該基底內,該第一金屬層設置於該基底上與該空穴內,且該發光二極體晶片與該焊料層設置於該空穴內,其中該空穴的深度介於30μm至150μm之間。
  6. 如申請專利範圍第1項所述之發光二極體封裝體,其中從上視角度觀之,該第一金屬層的尺寸與該發光二極體晶片的尺寸相同。
  7. 如申請專利範圍第1項所述之發光二極體封裝體,更包括:一絕緣層設置於該第一金屬層與該基底之間;一多層金屬結構設置於該第一金屬層與該絕緣層之間;以及一導線設置於該發光二極體晶片上,電性連接該發光二極體晶片與該多層金屬結構,其中該多層金屬結構包括鈦鎢合金(TiW)、銅及鎳層。
  8. 如申請專利範圍第1項所述之發光二極體封裝體,其中該發光二極體晶片包括一垂直式發光二極體晶片,具有一p型接點以及一n型接點與該p型接點相對設置,該下方接點為該p型接點或該n型接點,且該基底內更包括複數個導通孔,其中該p型接點及該n型接點分別與該些導通孔電性連接。
  9. 如申請專利範圍第1項所述之發光二極體封裝體,其中該發光二極體晶片利用一回焊製程經由該焊料層焊接至該基底上。
TW099106571A 2009-11-05 2010-03-08 發光二極體封裝體 TWI496324B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/613,003 US8502257B2 (en) 2009-11-05 2009-11-05 Light-emitting diode package

Publications (2)

Publication Number Publication Date
TW201117438A TW201117438A (en) 2011-05-16
TWI496324B true TWI496324B (zh) 2015-08-11

Family

ID=43924446

Family Applications (1)

Application Number Title Priority Date Filing Date
TW099106571A TWI496324B (zh) 2009-11-05 2010-03-08 發光二極體封裝體

Country Status (3)

Country Link
US (1) US8502257B2 (zh)
CN (1) CN102054927B (zh)
TW (1) TWI496324B (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8493746B2 (en) * 2009-02-12 2013-07-23 International Business Machines Corporation Additives for grain fragmentation in Pb-free Sn-based solder
US8128868B2 (en) * 2009-02-12 2012-03-06 International Business Machines Corporation Grain refinement by precipitate formation in PB-free alloys of tin
KR101020974B1 (ko) * 2010-03-17 2011-03-09 엘지이노텍 주식회사 발광 소자, 발광 소자 제조방법 및 발광 소자 패키지
US20110284887A1 (en) * 2010-05-21 2011-11-24 Shang-Yi Wu Light emitting chip package and method for forming the same
RU2597674C2 (ru) * 2010-11-19 2016-09-20 Конинклейке Филипс Электроникс Н.В. Островковый держатель для светоизлучающего устройства
JP2014518450A (ja) * 2011-06-17 2014-07-28 アイピージー フォトニクス コーポレーション 半導体デバイスのためのサブマウントを有する半導体ユニット
KR101850432B1 (ko) * 2011-07-11 2018-04-19 엘지이노텍 주식회사 발광 모듈
US9169988B2 (en) * 2011-08-02 2015-10-27 Lg Innotek Co., Ltd. Light emitting module and head lamp including the same
TWI578582B (zh) * 2015-04-16 2017-04-11 凱鈺科技股份有限公司 發光二極體載板及其製造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200802921A (en) * 2006-06-02 2008-01-01 Arima Optoelectronics Corp Light-Emitting Diode and the method of manufacturing the same
TW200929470A (en) * 2007-12-26 2009-07-01 Chi Mei Lighting Tech Corp Substrate for semiconductor device and application thereof
TW200945961A (en) * 2008-04-24 2009-11-01 Kinik Co Electrical circuit board with high thermal conductivity and manufacturing method thereof

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4954870A (en) 1984-12-28 1990-09-04 Kabushiki Kaisha Toshiba Semiconductor device
US4881237A (en) * 1988-08-26 1989-11-14 Massachusetts Institute Of Technology Hybrid two-dimensional surface-emitting laser arrays
JPH11163419A (ja) * 1997-11-26 1999-06-18 Rohm Co Ltd 発光装置
KR20000057810A (ko) * 1999-01-28 2000-09-25 가나이 쓰토무 반도체 장치
US6949771B2 (en) * 2001-04-25 2005-09-27 Agilent Technologies, Inc. Light source
JP4206915B2 (ja) * 2002-12-27 2009-01-14 三菱マテリアル株式会社 パワーモジュール用基板
CN1288729C (zh) * 2003-01-30 2006-12-06 矽品精密工业股份有限公司 半导体封装件及其制法
CN100420048C (zh) * 2003-03-14 2008-09-17 住友电气工业株式会社 半导体器件
JP4359195B2 (ja) * 2004-06-11 2009-11-04 株式会社東芝 半導体発光装置及びその製造方法並びに半導体発光ユニット
JP2006012868A (ja) * 2004-06-22 2006-01-12 Toshiba Corp 半導体発光素子用パッケージおよびそれを用いた半導体発光装置
KR100927256B1 (ko) * 2004-07-09 2009-11-16 엘지전자 주식회사 제너다이오드가 집적된 발광소자 서브마운트 제작방법
US7259402B2 (en) * 2004-09-22 2007-08-21 Cree, Inc. High efficiency group III nitride-silicon carbide light emitting diode
US20060097385A1 (en) * 2004-10-25 2006-05-11 Negley Gerald H Solid metal block semiconductor light emitting device mounting substrates and packages including cavities and heat sinks, and methods of packaging same
KR101197046B1 (ko) * 2005-01-26 2012-11-06 삼성디스플레이 주식회사 발광다이오드를 사용하는 2차원 광원 및 이를 이용한 액정표시 장치
JP2007012643A (ja) 2005-06-28 2007-01-18 Sumitomo Metal Electronics Devices Inc 半導体発光装置
US7719099B2 (en) * 2005-10-21 2010-05-18 Advanced Optoelectronic Technology Inc. Package structure for solid-state lighting devices and method of fabricating the same
KR100819883B1 (ko) * 2006-02-17 2008-04-07 삼성전자주식회사 발광소자 패키지 및 그 제조방법
US7635869B2 (en) * 2006-09-14 2009-12-22 Lumination Llc Support with recessed electrically conductive chip attachment material for flip-chip bonding a light emitting chip
KR100845856B1 (ko) * 2006-12-21 2008-07-14 엘지전자 주식회사 발광 소자 패키지 및 그 제조방법
TW200937667A (en) 2008-02-20 2009-09-01 Advanced Optoelectronic Tech Package structure of chemical compound semiconductor device and fabricating method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200802921A (en) * 2006-06-02 2008-01-01 Arima Optoelectronics Corp Light-Emitting Diode and the method of manufacturing the same
TW200929470A (en) * 2007-12-26 2009-07-01 Chi Mei Lighting Tech Corp Substrate for semiconductor device and application thereof
TW200945961A (en) * 2008-04-24 2009-11-01 Kinik Co Electrical circuit board with high thermal conductivity and manufacturing method thereof

Also Published As

Publication number Publication date
US8502257B2 (en) 2013-08-06
TW201117438A (en) 2011-05-16
CN102054927B (zh) 2012-12-12
US20110101405A1 (en) 2011-05-05
CN102054927A (zh) 2011-05-11

Similar Documents

Publication Publication Date Title
TWI496324B (zh) 發光二極體封裝體
JP6697039B2 (ja) 発光素子及び発光素子パッケージ
JP5130443B2 (ja) 発光ダイオードパッケージ
JP5432234B2 (ja) 半導体発光デバイス用の実装
JP5513707B2 (ja) 半導体発光デバイスの相互接続
JP5813620B2 (ja) 集積電子構成要素を有する半導体発光装置
KR101546929B1 (ko) 발광 다이오드 및 그것을 갖는 발광 다이오드 모듈
US9006005B2 (en) Flip light emitting diode chip and method of fabricating the same
US20110101393A1 (en) Light-emitting diode package structure and manufacturing method thereof
US9997670B2 (en) Semiconductor light emitting device package
KR102601553B1 (ko) 반도체 발광 소자
CN108807358B (zh) 半导体发光装置
CN102054921A (zh) 发光二极管封装结构与其制造方法
JP2012165016A (ja) 発光装置
JP2012069545A (ja) 発光素子の搭載方法
EP2383780A1 (en) Light emitting devices
JP2007067184A (ja) Ledパッケージ
TWI473299B (zh) 覆晶式發光二極體及其製法與應用
JP2008263246A (ja) 発光装置
JP2004006468A (ja) 半導体発光装置
JP2005123657A (ja) チップ型発光素子およびその製造方法
KR101114126B1 (ko) 발광 장치 및 그 제조방법
US20050110010A1 (en) Opto-electronic element with a metallized carrier
US20230133634A1 (en) Semiconductor light emitting device package
US20070015300A1 (en) Method for fabricating a light-emitting device