Nothing Special   »   [go: up one dir, main page]

TW357351B - Semiconductor memory data input buffer - Google Patents

Semiconductor memory data input buffer

Info

Publication number
TW357351B
TW357351B TW083110315A TW83110315A TW357351B TW 357351 B TW357351 B TW 357351B TW 083110315 A TW083110315 A TW 083110315A TW 83110315 A TW83110315 A TW 83110315A TW 357351 B TW357351 B TW 357351B
Authority
TW
Taiwan
Prior art keywords
semiconductor memory
data input
input buffer
memory data
power supply
Prior art date
Application number
TW083110315A
Other languages
Chinese (zh)
Inventor
Kyung-W00 Kang
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of TW357351B publication Critical patent/TW357351B/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1084Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00369Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018585Coupling arrangements; Interface arrangements using field effect transistors only programmable

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Dram (AREA)
  • Logic Circuits (AREA)
  • Static Random-Access Memory (AREA)

Abstract

A semiconductor memory data input buffer, including: a power voltage sensing circuit, for sensing the voltage level fed from an external power supply and generating a power voltage sensing signal; the first conduction route, connected between an internal power voltage and a level sensing point, for controlling the current flow based on the power supply voltage sensing signal; and the second conduction route, connected between the level sensing point and a grounding, for controlling the current flow based on the power supply voltage sensing signal.
TW083110315A 1993-10-06 1994-11-08 Semiconductor memory data input buffer TW357351B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930020596A KR0126254B1 (en) 1993-10-06 1993-10-06 Data input buffer for semiconductor memory device

Publications (1)

Publication Number Publication Date
TW357351B true TW357351B (en) 1999-05-01

Family

ID=19365299

Family Applications (1)

Application Number Title Priority Date Filing Date
TW083110315A TW357351B (en) 1993-10-06 1994-11-08 Semiconductor memory data input buffer

Country Status (4)

Country Link
JP (1) JPH07162281A (en)
KR (1) KR0126254B1 (en)
DE (1) DE4435649B4 (en)
TW (1) TW357351B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI762317B (en) * 2021-05-17 2022-04-21 力晶積成電子製造股份有限公司 Sensing circuit and testing device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100670683B1 (en) * 2005-03-31 2007-01-17 주식회사 하이닉스반도체 Data input buffer in semiconductor device
KR102294149B1 (en) 2015-02-13 2021-08-26 삼성전자주식회사 Schmitt trigger circuit and non-volatile memory device including the same
CN109036323B (en) * 2018-09-26 2023-11-03 北京集创北方科技股份有限公司 Output stage circuit, control method, driving device and display device
CN109036322B (en) * 2018-09-26 2023-11-03 北京集创北方科技股份有限公司 Input buffer, control method, driving device and display device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4472647A (en) * 1982-08-20 1984-09-18 Motorola, Inc. Circuit for interfacing with both TTL and CMOS voltage levels
US4783607A (en) * 1986-11-05 1988-11-08 Xilinx, Inc. TTL/CMOS compatible input buffer with Schmitt trigger

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI762317B (en) * 2021-05-17 2022-04-21 力晶積成電子製造股份有限公司 Sensing circuit and testing device
US11450402B1 (en) 2021-05-17 2022-09-20 Powerchip Semiconductor Manufacturing Corporation Sensing circuit and test device

Also Published As

Publication number Publication date
KR950012703A (en) 1995-05-16
KR0126254B1 (en) 1998-04-10
DE4435649A1 (en) 1995-04-13
DE4435649B4 (en) 2005-08-25
JPH07162281A (en) 1995-06-23

Similar Documents

Publication Publication Date Title
EP0213037A3 (en) Semiconductor memory device having test pattern generating circuit
TW337019B (en) Clock feedthrough reduction system for switched current memory cells
CA2198273A1 (en) An electronic trip device comprising a power supply device
FR2658968B1 (en) PROTECTION DEVICE AGAINST INTERFERENCE GENERATED BY CONNECTION TO A CONTINUOUS POWER SUPPLY SOURCE OR DISCONNECTION OF THIS SOURCE FROM AN ELECTRONIC ASSEMBLY, TO THE SUPPLY DELIVERED BY THIS SOURCE.
TW328592B (en) Semiconductor memory device
WO2002073618A3 (en) Memory sense amplifier for a semiconductor memory device
TW344074B (en) Charge transfer sense amplifier
DE69624791D1 (en) ZWEIWEGSIGNALÜBERTRAGUNGSANORDNUNG
TW357348B (en) Voltage generating circuit
TW358945B (en) Fuse numbering circuit for semiconductor memories
TW358241B (en) High voltage generator with a latch-up prevention function
KR910019050A (en) Semiconductor memory
EP0996267A3 (en) Interface device
TW357351B (en) Semiconductor memory data input buffer
TW333697B (en) The semiconductor device
TW345734B (en) Semiconductor integrated circuit
EP0810732A3 (en) Differential signal generating circuit having current spike suppressing circuit
TW328588B (en) Semiconductor memory device
EP1326250A3 (en) Voltage detection circuit control device, memory control device wth the same, and memory card with the same
TW344925B (en) Circuit arrangement for direct voltage and alternating voltage decoupling
DE59907654D1 (en) OUTPUT DRIVER CIRCUIT
HK1047641A1 (en) Interface for coupling a bus node to the bus line of a bus system
TWI256646B (en) Semiconductor readout circuit
TW429601B (en) Semiconductor device having current auxiliary circuit for output circuit
US5825160A (en) Power control circuit in wireless mobile communication system

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees