TW200426905A - Multi-layer structure and its manufacturing method, functional structure and its manufacturing method, and electron-beam exposure mask and its manufacturing method - Google Patents
Multi-layer structure and its manufacturing method, functional structure and its manufacturing method, and electron-beam exposure mask and its manufacturing method Download PDFInfo
- Publication number
- TW200426905A TW200426905A TW92131985A TW92131985A TW200426905A TW 200426905 A TW200426905 A TW 200426905A TW 92131985 A TW92131985 A TW 92131985A TW 92131985 A TW92131985 A TW 92131985A TW 200426905 A TW200426905 A TW 200426905A
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- substrate
- metal
- single crystal
- manufacturing
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/20—Masks or mask blanks for imaging by charged particle beam [CPB] radiation, e.g. by electron beam; Preparation thereof
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Micromachines (AREA)
- Electron Beam Exposure (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Abstract
Description
200426905 玖、發明說明: 【發明所屬之技術領域】 本發明係關於一種多層構造體及其製造方法、機能構造 體及其製造方法、以及電子線曝光用光罩及其製造方法。 【先前技術】 MEMS (Microelectromechanical Systems :微機電系統) 領域中,以往,用以製作具平坦面的構造,例如微反射鏡 等之基板係多使用SOI (Silicon On Insulator :含矽絕緣體) 基板。其係在上下單晶矽(Si)層間具有稱作BOX層的熱氧化 膜(Si02膜)之構造,且係藉由將該等單晶Si層加工而製作構 造者。 上述SOI基板的單晶Si層加工,係多使用一種稱為深 (deep) RIE (Reactive Ion Etching :反應性離子蝕刻)法之使 用有高密度電漿之乾I虫刻法(例如,Alexandra Rickard and Mark McNie 丨’Characterisation and optimisation of deep dry etching for MEMS applications” SPIE International Confererence on ’’Microelectronic & MEMS Techologies’’,Edinburgh (UK),May 2001及日本特開 2001-168081 號公報)。 另外,日本特開平5-2 17825號公報中係揭示一種技術, 其將Si基板多孔質化,且在該已多孔質化的基板上形成非 多孔質Si單晶層後,在該非多孔質Si單晶層表面與具金屬表 面之其他基板相貼合的狀態下藉由將溫度加熱至450〜900 QC,以將兩Si基板接合。此外,日本特開平5-10971 1號公報 中係揭示一種技術,其在形成有第一 Si基板的多晶Si層之面200426905 (1) Description of the invention: [Technical field to which the invention belongs] The present invention relates to a multilayer structure and a manufacturing method thereof, a functional structure and a manufacturing method thereof, and a photomask for electron beam exposure and a manufacturing method thereof. [Previous Technology] In the field of MEMS (Microelectromechanical Systems), substrates used to make structures with flat surfaces, such as micro-mirrors, have mostly used SOI (Silicon On Insulator) substrates. It has a structure having a thermal oxide film (Si02 film) called a BOX layer between the upper and lower single crystal silicon (Si) layers, and a fabricator is fabricated by processing these single crystal Si layers. The above-mentioned single-crystal Si layer processing of the SOI substrate uses a method called deep RIE (Reactive Ion Etching) which uses a high-density plasma dry I etch method (for example, Alexandra Rickard). and Mark McNie 丨 'Characterisation and optimisation of deep dry etching for MEMS applications "SPIE International Confererence on` `Microelectronic & MEMS Technologies", Edinburgh (UK), May 2001 and Japanese Patent Application Publication No. 2001-168081). Japanese Patent Application Laid-Open No. 5-2 17825 discloses a technique for making a Si substrate porous, forming a non-porous Si single crystal layer on the porous substrate, and then depositing the non-porous Si single crystal on the substrate. In a state where the surface of the layer is in contact with another substrate having a metal surface, the two Si substrates are bonded by heating the temperature to 450 to 900 QC. In addition, Japanese Patent Application Laid-Open No. 5-10971 discloses a technology, It is on the face of the polycrystalline Si layer on which the first Si substrate is formed
O:\88\88490.DOC 200426905 與第二Si基板相接觸的狀態下進行1〇〇(rc左右的熱處理, 可將兩Si基板接合。又,日本特開平n_l〇3〇35號公報及曰 本特開平1(M501 76號公報中係揭示一種技術,其藉由在二 件基板間形成金屬與金屬、與半導體等的反應層而將二件 基板接合,以製作SOI基板。 然而,以上述深RIE法將s〇I基板的單晶义層加工時,單 晶3:1層蝕刻結束後使底部的^…膜露出時,由於已充電的O: \ 88 \ 88490.DOC 200426905 The two Si substrates can be bonded by performing a heat treatment of about 100 (rc) in a state in contact with the second Si substrate. In addition, Japanese Patent Application Laid-Open No. 031-335 Japanese Patent Application Laid-Open No. 1 (M501 No. 76) discloses a technique for forming an SOI substrate by joining two substrates by forming a reaction layer between metal and metal, a semiconductor, and the like between the two substrates. When the deep RIE method is used to process the single crystal layer of the SiO substrate, when the single crystal 3: 1 layer is etched and the bottom ^ ... film is exposed, the
Si〇2膜使離子執道彎曲而產生可挖出單晶义層下部之凹槽 現象。為抑制該現象,必須採取以下對策··於單晶以層蝕 刻結束刖改換蝕刻製程的程序,或在蝕刻裝置設置防止充 電用機構。但是,該等對策會產生很多問題,前者費事又 人缺正確性,而後者初期投資過大外,尚有難以完全控制 之點等。 此外,使用有SOI基板時,由於難以在單晶Si層的Si〇2膜 側面製作電性配線,故通常在單晶&層選擇性施以推雜值 以作為包性配線。如此,難以製作出活用單晶以層兩面之 構造。 因此,本發明所欲解決之課題係提供一種多層構造體及 =製k方法,其可製造既便宜又簡便且精度佳之微反射鏡 等的各種機能構造體。 u本I明所欲解決之其他課題係提供一種機能構造體及其 製造方法’其可製造既便宜又簡便且精度佳之微反射鏡等 的各種機能構造體。 本發明所欲解決之其他課題係提供一種電子線曝光用光The SiO2 film bends the ion channels and creates the phenomenon that the grooves in the lower part of the single crystal sense layer can be dug out. In order to suppress this phenomenon, it is necessary to take the following countermeasures: The procedure for changing the etching process to the end of the single crystal by layer etching, or installing an anti-charge mechanism in the etching device. However, such countermeasures will cause many problems. The former is troublesome and lacks correctness, while the latter has too much initial investment and it is difficult to fully control. In addition, when an SOI substrate is used, since it is difficult to fabricate electrical wiring on the side of the Si02 film of the single crystal Si layer, usually a single crystal & layer is selectively applied with a doping value as a package wiring. In this way, it is difficult to produce a structure that utilizes a single crystal to layer both sides. Therefore, the problem to be solved by the present invention is to provide a multilayer structure and a k-making method which can manufacture various functional structures such as a micro-mirror which is inexpensive, simple, and highly accurate. Other problems to be solved by the present invention are to provide a functional structure and a method of manufacturing the same ', which can manufacture various functional structures such as a micro-mirror that is inexpensive, simple, and highly accurate. Other problems to be solved by the present invention are to provide an electron beam exposure light.
O:\88\88490.DOC -6- 200426905 罩及其製造方法,其可製造既便宜又簡便且精度佳之電子 線曝光用光罩。 【發明内容】 為解決上述課題,本發明之第—發明之多層構造體,直 特徵係: 將經由包含一種以上金屬之層’且至少一方為單晶材料 所構成之第一層及第二層常溫接合。 在此’早晶材料方面,不僅有完全單晶者,亦包含一種 含有亞晶粒界者等,可實質為單晶之材料。此外,第—層 7第曰之#並非由單晶材料構成的情況,其具體而言 係多晶:非晶質材料。典型之一例中’第一層及第二層: 者均由早晶材料所構成。在此,單晶材料係内部應力極少 或強勤者,由於可製造平坦層或基板等,故作為構造材最 佳。 第-層及第二層可互為相同材料構成,也可互為不同材 料構成。可依據多層構造體的使用目的等而選擇第一層及 第二層的材料,基本上可使用任何材料,其具體例係第— 層及第二層之一方係由Sl、叫-也(其中’ 0<别、说、 c⑽石等)、m - v族化合物半導體(例如,以㈣半導體、 :ίηΡ系半導體、GaN系半導體等)為代表之化合物系半導 偁成而另方係由&、玻璃(例如,派勒 =璃)、陶竟等所構成。第-層及第二層之材料為使用; 導體時,料導射為切雜者,切為摻 P型雜質者。其典型之一财,第一 =O: \ 88 \ 88490.DOC -6- 200426905 Mask and manufacturing method thereof, which can manufacture a photomask for electron exposure which is cheap, simple, and accurate. [Summary of the Invention] In order to solve the above-mentioned problem, the multilayer structure of the first aspect of the present invention has a straight feature: a first layer and a second layer composed of a layer containing more than one metal and at least one of which is a single crystal material. Join at room temperature. In this 'early crystal material', there are not only those which are completely single crystal but also those which contain subgrain boundaries, etc., which can be substantially single crystal. In addition, in the case where the first layer 7 曰 之 # is not composed of a single crystal material, it is specifically a polycrystal: an amorphous material. In a typical example, the first layer and the second layer are each composed of an early crystal material. Here, single crystal materials are those which have very little internal stress or are hard-working. They can be used as construction materials because they can produce flat layers or substrates. The first layer and the second layer may be composed of the same material, or may be composed of different materials. The materials of the first layer and the second layer can be selected according to the purpose of use of the multilayer structure, and basically any material can be used. The specific example is one of the first layer and the second layer. '0 < other, said, c-stone, etc.), m-v group compound semiconductors (for example, fluorene semiconductors,: ηp-based semiconductors, GaN-based semiconductors, etc.) represented by compound-based semiconductors and the other by &, Glass (for example, Peller = Li), Tao Jing, etc. The materials of the first layer and the second layer are used; when the conductor is used, the material guide is cut into the impurity and cut into the P-type impurity. One of its typical wealth, first =
O:\88\88490.DOC 200426905 係由單晶Si構成,尤其第一声 — , 弟層及弟一層兩者均由單晶Si所構 。此外,另一典型例中,第一 曰 曰及弟一層之至少一方係 广曰Sl構成’而另一方係由玻璃或陶究所構成。利用乾 姓刻必須將第一層及第二層之至少一方加工時,其層係由 可乾姓刻之材料所構成。可乾㈣之材料方面,可使用與 所使用乾蝕刻法之纽人的各播好 一 J丈1、、且σ的各種材枓,而單晶以係該乾蝕刻 性佳之材料中的其中之一。 第-層及第:層可分別係、單_材料構成的單層構造者, 也可為相同或複數材料構成的複數層所構成之多層構造 者。此外’第一層及第二層也可係在該等任-方或兩方形 成有某種構造或元件者。 包含第一層及第二層間所夾之一種以上金屬之層,其典 型地係由金屬或合金所構成。可依據多層構造體的使用目 的等而選擇該金屬或合金,基本上可使用任何材質,而其 多選擇於乾蝕刻耐性、電傳導性、熱傳導性等各方面之最 適者。其具體例係Al、Cu、An、Cr、Ta、W等。在此,為 使用常溫接合,可使用如A1之低熔點金屬。此外,可依據 夕層構造體的使用目的等,將包含一種以上金屬之層圖案 化為特定形狀。為供參考,顯示以上所例示金屬的熱膨脹係數, 相對於 Si 為 2.44x1CT6/°C,A1 係 2.3x10_5/°C,Cu 係 1.4xl(T5/°c, Ai^l.42xl05/°C’Ci^8.2xl(r6/°c,Ta#7xl0_6/°C,w& W係4xl(T6/°C。另外,由金屬與Si的反應所形成矽化物之熱 膨脹率,石夕化Ta係8.9xl〇-6rC,矽化,石夕 化\¥係8.4父1〇-6/。(:,以及矽化(::〇係94><1〇-6/。(:。O: \ 88 \ 88490.DOC 200426905 is composed of single crystal Si, especially the first sound, both the primary and secondary layers are composed of single crystal Si. In addition, in another typical example, at least one of the first and second layers is composed of S1, and the other is composed of glass or ceramics. When at least one of the first layer and the second layer must be processed by using the dry name, the layer is made of materials that can be carved by dry name. As for the materials that can be dried, various materials can be used which are different from those used by the dry etching method, and the single crystal is one of the materials with good dry etching properties. One. The first layer and the second layer can be a single-layer structure composed of a single material, or a multilayer structure composed of a plurality of layers made of the same or a plurality of materials. In addition, the 'first layer and the second layer can also be formed in any of the squares or squares with a certain structure or element. A layer including one or more metals sandwiched between the first layer and the second layer is typically composed of a metal or an alloy. The metal or alloy can be selected according to the purpose of use of the multilayer structure, and basically any material can be used, and most of them are selected from various aspects including dry etching resistance, electrical conductivity, and thermal conductivity. Specific examples are Al, Cu, An, Cr, Ta, W, and the like. Here, in order to use normal temperature bonding, a low melting point metal such as A1 can be used. In addition, a layer containing more than one metal can be patterned into a specific shape according to the purpose of use of the layer structure. For reference, the thermal expansion coefficients of the metals exemplified above are shown relative to Si: 2.44x1CT6 / ° C, A1 series 2.3x10_5 / ° C, Cu series 1.4xl (T5 / ° c, Ai ^ l.42xl05 / ° C ' Ci ^ 8.2xl (r6 / ° c, Ta # 7xl0_6 / ° C, w & W system 4xl (T6 / ° C. In addition, the thermal expansion rate of silicide formed by the reaction between metal and Si, Shixihua Ta series 8.9 xl0-6rC, silicidation, Shixihua \ ¥ 8.4 father 10-6 /. (:, and silicidation (:: 0 system 94> < 10-6 /. (:.
O:\88\88490.DOC 200426905 利用乾蝕刻加工第一層及第二層之一方及包含夾於該等 門的種以上金屬之層,之後利用乾蝕刻加工另一方的情 况下後者乾蝕刻時最初使已乾蝕刻之層的背面露出,且 直接對其進行乾蝕刻可能會產生損傷,故為防止上述情 形最好至少係在第一層及第二層之一方與包含一種以上 金屬之層間5又置姓刻阻擋層。該姓刻阻擔層,其典型地可 使用絕緣膜(Si〇2膜或Si3N4膜等)。 第層及第二層可為基板,也可為由各種成膜技術所形 成之膜,或為將基板薄層化者。至少第一層及第二層之一 方的厚度,典型地係低於100 μη,更典型地係低於50 μιη, 此外典型地係低於10 μπ1。 以上所述者,在不違反其性質的範圍内,以下之發明可 同樣成立。 本發明之第二發明之多層構造體之製造方法,其特徵係 具有一種步驟: 將經由包含一種以上金屬之層,且至少一方為單晶材料 所構成之第一層及第二層常溫接合。 本發明之第二發明之多層構造體之製造方法,其特徵係 具有以下步驟: 預備至少一方為單晶材料構成之第一基板及第二基板, 並在第一基板主面上形成可包含一種以上金屬之層之步 驟;及 將第二基板與包含一種以上金屬之層常溫接合之步驟。 在此,第一基板及第二基板對應第一發明之第一層及第 O:\88\88490.DOC -9- 200426905 一層,將第一基板薄層化者、由成膜技術所成膜者、或第 一基板等係第一層,而將第二基板薄層化者、由成膜技術 所成膜者、或第二基板等則係第二層。 將第二基板與包含一種以上金屬之層常溫接合,其典型 也係在超鬲真空中將第二基板主面與包含一種以上金屬之 層的表面清淨化處理,並在該等相對的狀態下施加壓力而 進行。 進行常溫接合後,依必要,藉由例如背面研磨等將第一 ^板及第二基板之一方予以薄層化。所薄層化之基板由單 晶材料構成時,已薄層化之基板係構成單晶層。此外,也 可在-方由單晶材料構成的第一基板及第二基板之主面形 成多孔U ’且在該多孔質層上使單晶層以成長,並將 =二基板與包含一種以上金屬之層常溫接合後,在其多孔 貝層位置進行分離。該分離係湘多孔質層構成機械弱點 可在多孔質層上^成長之單晶層,係、由與用以形 成夕孔質層的基板相同之材料所構成,依據情況,也可由 一用以形成多孔質層的基板不同之材料所構成。再者,也 :藉=植人氫離子,在-方由單晶材料構成的第—基板及 第-基板之主面形成氫蓄積層,再將第二基板與包含 以上金屬之層常溫接合後,在氫蓄積層位置 分離係利用氫蓄積層構成機械弱點部者。 刀。該 〃依必要,在第一基板主面形成包含_種以上 後’於進行與第二基板的常溫接合前,將包含一: 屬之層圖案化為特定形狀。 上金O: \ 88 \ 88490.DOC 200426905 When dry etching is used to process one of the first and second layers and a layer containing more than one metal sandwiched between such doors, and then dry etching is used to process the other. Initially, the back of the dry-etched layer is exposed, and direct dry-etching may cause damage. Therefore, it is best to prevent at least one of the first and second layers and the layer containing more than one metal. 5 Also set the last name engraved barrier. The carrier layer is engraved, and an insulating film (such as a Si02 film or a Si3N4 film) can be typically used. The first and second layers may be substrates, films formed by various film-forming technologies, or thinner substrates. The thickness of at least one of the first layer and the second layer is typically less than 100 μη, more typically less than 50 μηη, and further typically less than 10 μπι. As long as the above-mentioned properties are not violated, the following inventions can be equally established. The method for manufacturing a multilayer structure according to the second invention of the present invention is characterized by having a step of joining a first layer and a second layer composed of a layer containing more than one metal and at least one of which is a single crystal material at room temperature. The method for manufacturing a multilayer structure according to the second invention of the present invention is characterized by having the following steps: preparing at least one of a first substrate and a second substrate made of a single crystal material, and forming on the main surface of the first substrate an A step of layering the above metal; and a step of bonding the second substrate to a layer containing more than one metal at room temperature. Here, the first substrate and the second substrate correspond to the first layer and the O: \ 88 \ 88490.DOC -9- 200426905 layer of the first invention, and the thin film of the first substrate is formed by the film formation technology. Or the first substrate is the first layer, and the second substrate is thinned, the film is formed by the film formation technology, or the second substrate is the second layer. Bonding the second substrate to a layer containing more than one metal at room temperature, which is typically also performed in an ultra-high vacuum to clean the main surface of the second substrate and the surface of the layer containing more than one metal in the opposite state. Apply pressure. After bonding at room temperature, if necessary, one of the first substrate and the second substrate is thinned by, for example, back grinding. When the thinned substrate is composed of a single crystal material, the thinned substrate constitutes a single crystal layer. In addition, a porous U ′ may be formed on the main surfaces of the first substrate and the second substrate made of a single-crystal material on the square side, and a single-crystal layer may be grown on the porous layer. After the metal layers are joined at room temperature, they are separated at the position of the porous shell. This separation system forms a single crystal layer whose mechanical weakness can be grown on the porous layer. It is composed of the same material as the substrate used to form the porous layer. Depending on the situation, it can also be used by a The substrate forming the porous layer is made of different materials. Furthermore, also: by using hydrogen implanted ions, a hydrogen storage layer is formed on the first substrate and the main substrate of the first substrate made of single crystal material, and the second substrate is bonded to the layer containing the above metal at room temperature. The separation at the position of the hydrogen storage layer is the use of the hydrogen storage layer to constitute the mechanical weak point. Knife. According to necessity, a layer containing one or more kinds is formed on the main surface of the first substrate, and the layer containing one of the components is patterned into a specific shape before being bonded to the second substrate at room temperature. Gold
O:\88\88490.DOC 200426905 X上所述者,在不違反其性質的範圍内,以下之發明可 同樣成立。 本發明之第四發明之多層構造體,其特徵係: 將經由包含一種以上金屬之層,且至少一方為單晶材料 所構成之第一層及第二層常溫接合;及 /包含一種以上金屬之層、第一層及第二層中之至少一方 係圖案化為特定形狀。 八其典型地係包含一種以上金屬之層、第一層及第二層係 分別圖案化為特定形狀。可依據機能構造體的使用目的或 其所具有的功能等,適當選擇該等的圖案化形狀。 機旎構造體係具有某種功能之構造體,一般而言,係例 如機械的、私性、電-機械、光學的、電光學的各種零件 或7L件纟具體例係光碟裝置等中雷射光掃描所使用的微 反射鏡。 以上所述者’在不違反其性質的範圍内,以下之第五發 明可同樣成立。 本毛明之第五發明之機能構造體之製造方法,其特徵係 具有以下步驟·· 、預備至少-方由單晶材料構成之第—基板及第二基板, 並在第一基板主面上形成可包含—種以上金屬之層之步 驟; 將第一基板與包含一種以上金屬之層常溫接合之步驟; 及 將包含一種以上金屬之層 第一基板及第二基板中之至O: \ 88 \ 88490.DOC 200426905 X, as long as it does not violate its nature, the following inventions can be equally established. The multilayer structure of the fourth invention of the present invention is characterized in that: the first layer and the second layer composed of a layer containing more than one metal and at least one of which is a single crystal material are joined at room temperature; and / or containing more than one metal At least one of the first layer, the first layer, and the second layer is patterned into a specific shape. Eight are typically a layer containing more than one metal, and the first and second layers are each patterned into a specific shape. The patterned shape can be appropriately selected according to the purpose of use of the functional structure or its function. Mechanical and structural systems have structures with certain functions. Generally speaking, they are mechanical, private, electro-mechanical, optical, electro-optical parts or 7L parts. Specific examples are laser scanning in optical disc devices. The micro-mirror used. To the extent that the above-mentioned one does not violate its nature, the following fifth invention can be equally established. The method for manufacturing a functional structure of the fifth invention of the present invention is characterized in that it has the following steps ..., preparing at least a first substrate and a second substrate made of a single crystal material, and forming the first substrate on the main surface of the first substrate May include a step of a layer of more than one metal; a step of joining the first substrate and a layer including more than one metal at room temperature; and a step of bonding the first substrate and the second substrate to a layer including more than one metal
O:\88\88490.DOC -11 - 200426905 / —方圖案化為特定形狀之步驟。 于其典型地係第:基板與包含-種以上金屬之層常溫接合 :並將包含一種以上金屬之層圖案化為特定形狀。此外, 型地係第二基板與包含一種以上金屬之層常溫接人 =,將第-基板及第二基板之一方圖案化為特定形狀。: 、依必要’在第一基板及第二基板之至少一方與包含— 種以上金屬之層間形成蝕刻阻擋層。 發明之第六發明之電子線曝光用光罩,其特徵係: 將經由包含一種以上金屬之層,且至少一方為單晶 所構成之第一層及第二層常溫接合;及 / 包含一種以上金屬之層與第一層及第二層之至少一 形成光罩圖案。 μ 形成光罩圖案’且包含一種以上金屬之層與第_層及第 _一 i 平 /|、 曰 夕一方的材料,依必要以選擇遮斷電子線能力高 者為佳。$亥光罩圖案,其典型地係、自包含一種以上金屬之 層與第一声;5笛-麻> 曰 弟—層之一方所形成,且第一層及第二層之 另一方可完全去除其光罩圖案。 以上所述者於下述之第七發明亦同樣成立。 本發明之第七發明之電子線曝光用光罩之製造方法,其 特徵係具有以下步驟: 、預備至少一方為單晶材料構成之第一基板及第二基板, 並在第一 -tc X. 土板主面上形成可包含一種以上金屬之層之步 驟; 將第一基板與包含一種以上金屬之層常溫接合之步驟;O: \ 88 \ 88490.DOC -11-200426905 / — The step of patterning a square into a specific shape. In its typical case, the substrate is bonded to a layer containing more than one metal at room temperature, and the layer containing more than one metal is patterned into a specific shape. In addition, the ground pattern is that the second substrate and a layer containing more than one metal are connected at room temperature, and one of the first substrate and the second substrate is patterned into a specific shape. :, If necessary, an etching barrier layer is formed between at least one of the first substrate and the second substrate and a layer including one or more metals. A sixth aspect of the invention is a photomask for electron beam exposure, characterized in that: the first layer and the second layer composed of a single crystal and at least one of which are formed of a single crystal are joined at room temperature; and / or include more than one type The metal layer and at least one of the first layer and the second layer form a mask pattern. μ Forms a photomask pattern 'and includes a layer of more than one metal, the first layer and the first layer, and the material of the party. It is better to choose a material with high ability to block electrons if necessary.亥 光光 图, which is typically a layer containing more than one metal and the first sound; 5 flute-linen> One of the layers is formed, and the other of the first layer and the second layer may be Remove its mask pattern completely. The above-mentioned seventh invention is similarly established. The seventh method of the present invention is a method for manufacturing a photomask for electron beam exposure, which is characterized by having the following steps: 1. Preparing at least one of a first substrate and a second substrate composed of a single crystal material, and the first -tc X. A step of forming a layer containing more than one metal on the main surface of the soil plate; a step of joining the first substrate with a layer containing more than one metal at room temperature;
O:\88\88490.DOC -12- 及 轉由將包^ 至h 以上金屬之層與第一基板及第二基板之 "方圖案化’以形成光罩圖案之步驟。 艮據上述所構成之本, M . a ^ 猎由將經由包含一種以上金 曰例如金屬或合金所構成之層,且至少一方為單曰 材料所構成之笛a — 万為早日日 接人 一曰及第二層或第一基板及第二基板常溫 2 ’在❹乾_將第-層及第二層或第—基板及第二 —方加工時,即使姓刻結束後底部之包含-種以上 金収層露出,由於該包含一種以上金屬之層的電傳導性 门么於Si〇2膜’故不會產生充電,而可防止因充電使離 軌曲,產生可挖出被姓刻層下部的凹槽現象。如此, 不需以下對策:改換姓刻製程的程序’或在钱刻裝置設置 防止充電用機構,從而可使製程容易,達成對策費用的縮 減。此外’形成一種以上金屬之層後’藉由將該層圖案化 為特定形狀,可容易形成電性配線。 再者,藉由將第一層及第二層或第一基板及第二基板常 溫接合,如以往之所述,與使用高溫的熱處理而接合基板 之情況不同,可消除熱膨脹的影響。亦即,使用高溫的熱 處理接合基板時,所接合之基板的熱膨脹率(線膨脹率)互不 相同時,其熱處理時基板會變得過大,而難以得到平坦的 接合基板,故對機能構造體的製造造成阻礙。為防止上述 清升y ’必須使所接合之基板的材料相同,使基板的選擇自 由度顯著降低。與其相對,本發明中,由於將第一層及第 一層或第一基板及第二基板常溫接合,沒有熱膨脹影響, O:\88\88490.DOC -13 - 200426905 故解決本問題,使基板的選擇自由度提高。如此,例如, 可利用例如A1N等絕緣物形成第一層及第二層或第一基板 及弟一基板之一方。又,常溫接合中,在層界面或基板界 面未形成反應層。 【實施方式】 以下,參照圖面說明本發明之實施形態。 圖1係顯示本發明第一實施形態之多層構造體。 如圖1所示,該多層構造體中,係夾有金屬膜1上下而使 (100)單晶Si層2、3常溫接合以形成三層構造。金屬膜1的材 料可使用例如A1或Cu等。此時,(1〇〇)單晶Si層2的厚度依其 用途一般係低於100 μιη,典型地係低於5〇 μχη。另一方面, (100)單晶Si層3係構成多層構造體之支持體者,其由(1〇〇) 單晶Si基板所構成,且其厚度係例如3〇〇 該多層構造體之製造方法係如下述。首先,利用賤射法 或真空蒸鍍法等在(100)單晶Si基板所構成之(1〇〇)單晶以層 3上使金屬膜1成膜,並在超高真空室内使形成有該金屬膜工 的(1〇〇)單晶Si層3與另一件(100)單晶以基板具間隔而相 對刀別在其相對面照射Ar離子而洗淨後,在該等密著的 狀態下施加壓力以進行常溫接合。之後,利用背面研磨, 將(100)單晶Si層3對面側之(10〇)單晶si基板薄層化至特定 厚度,以形成(1〇〇)單晶si層2。如此,可製造圖示之多 層構造體。 根據第一實施形態,可得到下列各種優點。首先,由於 (1〇〇)單晶M2於乾則時加工性佳而最適合作為構造O: \ 88 \ 88490.DOC -12- and the step of forming a mask pattern by " square patterning " a layer of a metal covering ^ to h above the first substrate and the second substrate. According to the above-mentioned composition, M. A ^ hunting is composed of a layer consisting of more than one type of metal such as metal or alloy, and at least one of which is a single material. That is, the second layer or the first substrate and the second substrate at normal temperature 2 'in the dry_ processing of the first layer and the second layer or the first substrate and the second square, even after the end of the last name engraving- The above gold receiving layer is exposed. Because the electrically conductive gate including a layer of more than one metal is not similar to the Si02 film, it will not be charged, and it can prevent the track from being derailed due to charging and the engravable layer can be dug out. Lower groove phenomenon. In this way, the following countermeasures are not required: change the program of the last name engraving process' or install a charging prevention mechanism in the money engraving device, so that the process can be made easier and the countermeasure cost can be reduced. In addition, "after forming a layer of one or more metals", by patterning the layer into a specific shape, an electrical wiring can be easily formed. Furthermore, by bonding the first layer and the second layer or the first substrate and the second substrate at room temperature, as described above, unlike the case of bonding the substrates by using a high-temperature heat treatment, the influence of thermal expansion can be eliminated. That is, when the substrates are bonded using a high-temperature heat treatment, if the thermal expansion coefficients (linear expansion coefficients) of the bonded substrates are different from each other, the substrates become too large during the heat treatment, and it is difficult to obtain a flat bonded substrate. Production hinders. In order to prevent the above-mentioned lifting y ', the materials of the substrates to be bonded must be the same, and the freedom of selection of the substrates is significantly reduced. In contrast, in the present invention, since the first layer and the first layer or the first substrate and the second substrate are joined at room temperature, there is no thermal expansion effect. O: \ 88 \ 88490.DOC -13-200426905 Therefore, this problem is solved to make the substrate Increased freedom of choice. In this way, for example, one of the first layer and the second layer, or the first substrate and the first substrate can be formed using an insulator such as A1N. In the normal temperature bonding, no reaction layer was formed on the layer interface or the substrate interface. [Embodiment] Hereinafter, an embodiment of the present invention will be described with reference to the drawings. FIG. 1 shows a multilayer structure according to a first embodiment of the present invention. As shown in FIG. 1, in this multilayer structure, the (100) single crystal Si layers 2 and 3 are bonded at room temperature to sandwich a metal film 1 above and below to form a three-layer structure. As the material of the metal film 1, for example, Al or Cu can be used. At this time, the thickness of the (100) single crystal Si layer 2 is generally less than 100 µm, and typically less than 50 µxη depending on the application. On the other hand, (100) a single-crystal Si layer 3 is a support for a multilayer structure, which is composed of a (100) single-crystal Si substrate, and its thickness is, for example, that the multilayer structure is manufactured The method is as follows. First, a metal film 1 is formed on a layer (100) of a (100) single crystal composed of a (100) single-crystal Si substrate by a base shot method, a vacuum evaporation method, or the like, and formed in an ultra-high vacuum chamber. The metal film (100) single crystal Si layer 3 and another (100) single crystal are spaced apart from each other by a substrate, and the opposite knife is irradiated with Ar ions on the opposite surface to be cleaned. Pressure is applied in the state to perform normal temperature bonding. Thereafter, the (100) single-crystal si substrate on the opposite side of the (100) single-crystal Si layer 3 is thinned to a specific thickness by back surface polishing to form a (100) single-crystal si layer 2. In this way, a multilayer structure as shown in the figure can be manufactured. According to the first embodiment, the following various advantages can be obtained. First, (100) single crystal M2 is most suitable as a structure because of its good workability when dry.
O:\88\88490.DOC -14- 200426905 材,故利用乾姓刻,可將該(1〇〇)單晶义層2加工為所希望的 形狀’而製造具各種功能之零件或元件。此時,由於。⑽) 早晶SW2的底部係乾㈣耐性佳之金屬紹,故使用例如 咖法將⑽)單晶乾姓刻時,該金屬膜❻構成㈣阻 擒層。換言之,由於⑽)單晶與金屬膜1之姓刻特性 有很大差異,故钱刻時可採取較大的選擇比,使金屬膜i 形成(10G)單晶SW2的姓刻阻播層而有效作用。不僅如此, 糟由金屬膜1的電傳導性’可抑制s〇I基板的單晶si層乾姓 刻時所形成問題之Sl〇2膜充電所造成單晶Si層異常蝕刻現 象’亦即可抑制凹槽現象的發生,故沒有挖出(1⑼)單晶& 層2下部之問題。此外,由於抑制凹槽現象的發生,故不需 替換蝕刻製程的程序,且不需在蝕刻裝置設置防止充電用 機構,使得各製程簡單,且能低成本。再者,(1〇〇)單晶义 層2加工後,在金屬膜1可期待發揮電流路或熱傳導路的作 用。又’由於基板接合係使用常溫接合,故不需擔心用於 金屬膜1的金屬與Si的熱膨脹係數不同而造成基板翹曲,也 不會有金屬與Si的反應。 其次,說明本發明第二實施形態之微反射鏡。 圖2 A及圖2B係顯示用於微反射鏡之製造之三層構造的 多層構造體,圖2A係平面圖,圖2B係沿著圖2A之X—X線 的剖面圖。 如圖2A及圖2B所示,其與第一實施形態相同處係該多層 構造體係夾有金屬膜11上下而使(100)單晶义層12、13常溫 接合以形成三層構造,但其不同處係將金屬膜11圖案化為 O:\88\88490.DOC -15- 200426905 對應微反射鏡構造之特定形狀。另外,圖2A中,(1〇〇)單晶 Si層12係省略圖示。 該多層構造體之製造方法除了在金屬膜u成膜後將該金 屬膜11圖案化為特定圖案外,其他係與第一實施形態之多 層構造體之製造方法相同。 圖3A及圖3B係顯示使用圖2A及圖2B所示多層構造體而 製造之微反射鏡,圖3A係平面圖,圖3B係沿著圖3Α2γ — Y線的剖面圖。 該Μ反射鏡係使用圖3A及圖3B所示多層構造體而如下 述方法製造。亦即,首先,在(1〇〇)單晶义層12上的特定位 置形成由金屬膜構成之鏡面丨4及一對 電極塾片15、16。該 等鏡面14及一對電極墊片15、16待金屬膜形成於(1〇〇)單晶O: \ 88 \ 88490.DOC -14- 200426905, so using the dry name engraving, this (100) monocrystalline sense layer 2 can be processed into a desired shape 'to produce parts or components with various functions. At this time, due to. ⑽) The bottom of the early-crystal SW2 is a metal with good resistance to dryness. Therefore, when a single crystal dry-name is engraved using cafa, for example, the metal film ❻ forms a trap layer. In other words, because ⑽) the single crystal and metal film 1 have a large difference in the engraving characteristics, a large selection ratio can be adopted when the money is engraved, so that the metal film i forms a (10G) single crystal SW2 engraving blocking layer and Effective effect. Not only that, the electric conductivity of the metal film 1 can suppress the abnormal etching of the single crystal Si layer caused by the charging of the S02 film, which is a problem when the single crystal si layer of the SiO substrate is engraved. The occurrence of the groove phenomenon is suppressed, so there is no problem of digging out (1⑼) the lower portion of the single crystal & layer 2. In addition, since the occurrence of the groove phenomenon is suppressed, it is not necessary to replace the procedure of the etching process, and it is not necessary to provide a charging prevention mechanism in the etching device, which makes each process simple and low cost. In addition, after the (100) single crystal sense layer 2 is processed, the metal film 1 can be expected to function as a current path or a heat conduction path. Since the substrate bonding system uses normal temperature bonding, there is no need to worry about the warpage of the substrate due to the difference in thermal expansion coefficient between the metal and Si used in the metal film 1, and there is no reaction between the metal and Si. Next, a micromirror according to a second embodiment of the present invention will be described. Figs. 2A and 2B show a multilayer structure with a three-layer structure for manufacturing a micromirror. Fig. 2A is a plan view and Fig. 2B is a cross-sectional view taken along the line X-X of Fig. 2A. As shown in FIG. 2A and FIG. 2B, the same place as the first embodiment is that the multilayer structure system sandwiches the metal film 11 up and down and joins (100) single crystal sense layers 12 and 13 at room temperature to form a three-layer structure. The metal film 11 is patterned into O: \ 88 \ 88490.DOC -15- 200426905 in different places to correspond to the specific shape of the micromirror structure. In addition, in FIG. 2A, the (100) single-crystal Si layer 12 is omitted from illustration. The manufacturing method of the multilayer structure is the same as the manufacturing method of the multilayer structure of the first embodiment except that the metal film 11 is patterned into a specific pattern after the metal film u is formed. 3A and 3B are micromirrors manufactured using the multilayer structure shown in Figs. 2A and 2B. Fig. 3A is a plan view and Fig. 3B is a cross-sectional view taken along the line Y-Y in Fig. 3A. This M mirror is manufactured using the multilayer structure shown in Figs. 3A and 3B as described below. That is, first, a mirror surface 4 made of a metal film and a pair of electrode tabs 15 and 16 are formed at a specific position on the (100) single crystal sense layer 12. The mirror surfaces 14 and the pair of electrode pads 15 and 16 are to be formed on a (100) single crystal
Si層12全面後,除了可將光阻圖案等作為光罩而蝕刻而以 圖案化方法形成該金屬膜外,也可利用剝落法形成該金屬 膜。其次,在利用具特定形狀之光阻圖案於(1〇〇)單晶以層 12表面形成光罩之狀態下,利用乾蝕刻將(1〇〇)單晶以層12 蝕刻至一半高度後,去除該光阻圖案,再於利用具特定形 狀之光阻圖案於(100)單晶^層12表面形成光罩之狀態下, 利用乾姓刻將(1 00)單晶Si層1 2完全姓刻,以形成長方形鏡 部17及支持該鏡部17的二件v字形鉸鏈部18、19。之後,將 該光阻圖案去除後,於具特定形狀之光阻圖案於(1⑻)單晶 31層13表面形成光罩之狀態下,利用乾蝕刻將(1〇〇)單晶义 層13貫穿蝕刻。如此,可形成由鏡部17及鉸鏈部18、”構 成之微反射鏡20。該微反射鏡20係形成由鉸鏈部18、19底 O:\88\88490.DOC -16- 200426905 邛所支持之單片鏡。在此,鉸鏈部1 8、19全體及鏡部17的 鉸鏈部18、19側的特定部分係具有雙層構造,其係由(1〇〇) 單as Si層12與金屬膜11之二層所構成。鏡面14形成於鏡部 17上’龟極塾片15、i 6係分別形成於鉸鏈部1 8、19的底部 部分。 上述所製造之微反射鏡20使在電極墊片15、16間施加脈 衝私壓而發熱之鉸鏈部18、19因Si與金屬的熱膨脹係數不 同而變形,其結果可上下移動。該微反射鏡2〇例如在光碟 裝置中可作為用以掃描雷射光之裝置用。另外,圖2 A、圖 2B、圖3A及圖3B中,微反射鏡20之構成中未使用之金屬膜 11的微小圖案依必要可作為例如電性配線用。 如上所述,根據第二實施形態,使用圖2A及圖2B所示多 層構造體可易於製造微反射鏡。換言之,以往,如微反射 鏡20所示’無法簡單地製造背側具微細金屬圖案之薄膜裝 置。尤其,如微反射鏡20所示,形成薄膜而使用單晶者之 薄膜裝置係難以製造。與此相對,第二實施形態中,由於 使用在(100)單晶Si層12、13間形成有事先圖案化為特定形 狀之金屬膜11之多層構造體而製造微反射鏡2〇,故可在作 為使用有單晶Si之薄膜裝置之微反射鏡2〇背側形成微細金 屬圖案。當然可得到與第一實施形態相同之各種優點。 接著’说明本發明第三實施形態之多層構造體之製造方 法。該製造方法係如圖4A〜圖4F所示。 第三實施形態中,如圖4A所示,預備(1〇〇)單晶Si基板 2 1,並進行洗淨以將表面清淨化。 O:\88\88490.DOC -17- 200426905 其次,如圖4B所示,利用陽極氧化法在(1〇〇)單晶^基板 上形成多孔質义層22後,於其上使⑽)單晶义層23蠢晶 成長,並在多孔質Si層22上形成具(1〇〇)單晶义層23之構造。 接著,如圖4C所示,利用濺射法在(1〇〇)單晶义層23上使 金屬膜24成膜。 其次,如圖4D所示,事先進行洗淨,將表面已洗淨化之 (100)單晶Si基板25作為他途用,並在超高真空中利用^離 子照射將(100)單晶Si基板25表面及(100)單晶Si基板21上的 金屬膜24表面洗淨化後,使該等表面者相密著再施加壓 力,以進行常溫接合。如此,可將(1〇〇)單晶Si基板21與(1〇〇) 單晶Si基板25強固地接合而構成一件基板。 接著,如圖4E所示,瞄準(100)單晶Si基板21的多孔質以 層22而對其噴水,將多孔質^層22分邊。 其次,將已分離之一(100)單晶Si基板25的最表面所殘留 之多孔質Si層22予以化學性去除。如此,如圖4F所示,可 製造在(100)單晶Si基板25上依序形成有金屬膜24及(1〇〇) 單晶Si層27之三層構造的多層構造體。 根據第二貫施形態,由於藉由磊晶成長而形成(1〇〇)單晶 Si層23,故其厚度不僅可易於變薄至i μιη左右或以下,亦 可南精度地控制其厚度的面内分佈。此外,可得到與第一 實施形態相同之優點。 其次,說明本發明第四實施形態之電子線曝光用光罩之 製造方法。該製造方法係如圖5 Α〜圖5 D所示。 第四實;5也形態中’首先,如圖5A所示,例如使用與第三After the Si layer 12 is fully formed, the metal film can be formed by a patterning method by etching a photoresist pattern or the like as a photomask, or by a peeling method. Next, in a state where a photoresist pattern having a specific shape is used to form a photomask on the surface of layer (100) single crystal, and (100) single crystal is etched to half the height by layer 12 using dry etching, After removing the photoresist pattern, and using a photoresist pattern having a specific shape to form a photomask on the surface of the (100) single crystal layer 12, the (1 00) single crystal Si layer 12 is completely engraved with a dry name. It is carved to form a rectangular mirror portion 17 and two V-shaped hinge portions 18 and 19 supporting the mirror portion 17. After removing the photoresist pattern, in a state where a photoresist pattern having a specific shape forms a mask on the surface of the (1⑻) single crystal 31 layer 13, the (100) single crystal sense layer 13 is penetrated by dry etching. Etching. In this way, a micro-mirror 20 composed of a mirror portion 17 and a hinge portion 18, "can be formed. This micro-mirror 20 is formed by the bottom of the hinge portion 18, 19 O: \ 88 \ 88490.DOC -16- 200426905 邛Monolithic mirrors. Here, the hinge portions 18 and 19 as a whole and the specific portions on the hinge portions 18 and 19 sides of the mirror portion 17 have a double-layer structure, which is composed of (100) a single Si layer 12 and a metal. The film 11 is composed of two layers. The mirror surface 14 is formed on the mirror portion 17. The tortoiseshell tabs 15 and i 6 are formed on the bottom portions of the hinge portions 18 and 19, respectively. The micromirror 20 manufactured as described above is provided on the electrode. The hinge portions 18 and 19 that generate heat by applying pulsed private pressure between the spacers 15 and 16 are deformed due to different thermal expansion coefficients of Si and metal, and as a result, they can move up and down. The micromirror 20 can be used, for example, in an optical disc device. The device for scanning laser light. In addition, in FIG. 2A, FIG. 2B, FIG. 3A and FIG. As described above, according to the second embodiment, the micro-reflection can be easily manufactured using the multilayer structure shown in FIGS. 2A and 2B. In other words, in the past, as shown by the micro-mirror 20, a thin-film device having a fine metal pattern on the back side cannot be easily manufactured. In particular, as shown by the micro-mirror 20, a thin-film device that forms a thin film and uses a single crystal is difficult to manufacture In contrast, in the second embodiment, the micromirror 20 is manufactured by using a multilayer structure in which a metal film 11 patterned in a specific shape is formed in advance between the (100) single-crystal Si layers 12 and 13. A fine metal pattern can be formed on the back side of the micromirror 20 as a thin film device using single crystal Si. Of course, various advantages similar to those of the first embodiment can be obtained. Next, the multilayer structure of the third embodiment of the present invention will be described. The manufacturing method is shown in FIGS. 4A to 4F. In the third embodiment, as shown in FIG. 4A, a (100) single crystal Si substrate 21 is prepared and washed to clean the surface. O: \ 88 \ 88490.DOC -17- 200426905 Secondly, as shown in FIG. 4B, a porous sense layer 22 is formed on a (100) single crystal substrate by anodization, and then a silicon oxide layer is formed thereon. ) Single crystal sense layer 23 stupid crystals grow, and A structure having a (100) single crystal sense layer 23 is formed on the porous Si layer 22. Next, as shown in FIG. 4C, a metal film 24 is formed on the (100) single crystal sense layer 23 by a sputtering method. Next, as shown in FIG. 4D, the (100) single crystal Si substrate 25 whose surface has been washed and purified is used for other purposes, and the (100) single is irradiated with ^ ions in an ultra-high vacuum. After the surface of the crystalline Si substrate 25 and the surface of the metal film 24 on the (100) single crystal Si substrate 21 are cleaned, they are brought into close contact with each other and pressure is applied to perform normal temperature bonding. In this way, the (100) single-crystal Si substrate 21 and the (100) single-crystal Si substrate 25 can be strongly bonded to form a single substrate. Next, as shown in FIG. 4E, the porous material of the (100) single-crystal Si substrate 21 is aimed at the layer 22 and sprayed with water thereon, and the porous layer 22 is demarcated. Next, the porous Si layer 22 remaining on the outermost surface of one of the separated (100) single crystal Si substrates 25 is chemically removed. In this way, as shown in FIG. 4F, a multilayer structure having a three-layer structure in which a metal film 24 and a (100) single-crystal Si layer 27 are sequentially formed on a (100) single-crystal Si substrate 25 can be manufactured. According to the second embodiment, since the (100) single-crystal Si layer 23 is formed by epitaxial growth, its thickness can be easily reduced to about 1 μm or less, and its thickness can be controlled with high accuracy. In-plane distribution. In addition, the same advantages as those of the first embodiment can be obtained. Next, a method for manufacturing a photomask for electron beam exposure according to a fourth embodiment of the present invention will be described. This manufacturing method is shown in FIGS. 5A to 5D. Fourth Reality; 5 is also in the form 'First, as shown in FIG. 5A, for example, the third real
O:\88\88490 DOC -18- 200426905 苑形悲相同之常溫接合法,以製造在(1〇〇)單晶义基板” 上依序形成有金屬膜32及(⑽)單晶&層33之三層構造的多 層構造體。 其次,如圖5B所示,在利用由對應光罩圖案之特定形狀 的電子線光阻所構成的光阻圖案(未圖示)於該(1〇〇)單晶si :33表©形成光罩的狀態下’乾㈣(⑽)單晶义層33直到 路出金屬膜32。接著,再利用光阻圖案將金屬膜32乾蝕刻。 如此,可形成線與間隙狀之光罩圖案34,其係具有金屬膜 32與(1〇〇)單晶Si層33之雙層構造。 其次,如圖5C所示,在(100)單晶Si基板31背面形成使用 以對應光罩圖案34的部分開口之特定形狀的光阻圖案,並 將該光阻圖案作為光罩而從背面側將(1〇〇)單晶si基板31乾 蝕刻,以形成貫穿孔。如此,光罩圖案34除了其末端部, 係構成懸在空中之構造。 藉由上述。可製造本目的之電子線曝光用光罩。O: \ 88 \ 88490 DOC -18- 200426905 Same temperature bonding method at room temperature to fabricate (100) single crystal sense substrate "sequentially formed metal film 32 and (⑽) single crystal & layer A multilayer structure having a three-layer structure of 33. Next, as shown in FIG. 5B, a photoresist pattern (not shown) made of a photoresist having a specific shape corresponding to a photomask pattern is used in this (100). ) Single crystal si: 33 Table © In the state of forming a photomask, the single crystal sense layer 33 is dried up until the metal film 32 is exposed. Then, the metal film 32 is dry-etched by using a photoresist pattern. In this way, it can be formed The line and gap mask pattern 34 has a two-layer structure having a metal film 32 and a (100) single crystal Si layer 33. Next, as shown in FIG. 5C, on the back of the (100) single crystal Si substrate 31 A photoresist pattern having a specific shape that is partially opened corresponding to the mask pattern 34 is formed, and the (100) single crystal si substrate 31 is dry-etched from the back side using the photoresist pattern as a mask to form a through hole In this way, the mask pattern 34 has a structure that hangs in the air except for its tip end. According to the above, the purpose of the present invention can be manufactured. The sub-line exposure mask.
根據第四實施形態,由於電子線曝光用光罩的光罩圖案 34係具有金屬膜32與(1〇〇)單晶Si層33之雙層構造,故使用 該電子線曝光用光罩於半導體晶圓等進行曝光時,尤其可 將熱傳導性良好的金屬膜32作為熱傳導路而使電子線照射 所加熱之電子線曝光用光罩所產生之熱迅速排出,並有效 防止溫度上升所造成光罩圖案34的變形等。如此,可進行 忠實地反映光罩圖案34形狀之曝光。 以下’說明本發明之具體實施例。 實施例1 對應第一實施形態之實施例According to the fourth embodiment, since the mask pattern 34 of the electron beam exposure mask has a two-layer structure having a metal film 32 and a (100) single-crystal Si layer 33, the electron beam exposure mask is used for semiconductors. When exposing a wafer or the like, the metal film 32 having good thermal conductivity can be used as a thermal conduction path to quickly discharge the heat generated by the electron beam exposure mask heated by electron beam irradiation, and effectively prevent the mask caused by temperature rise. Deformation of the pattern 34 and the like. In this way, exposure that faithfully reflects the shape of the mask pattern 34 can be performed. Hereinafter, a specific embodiment of the present invention will be described. Example 1 Example corresponding to the first embodiment
O:\88\88490.DOC -19- 200426905 圖1所示多層構造體中,(100)單晶以層3係直徑5英吋,厚 度500 μϊη2(100)單晶Si基板;(1〇〇)單晶以層2的厚度係2〇 μπι。金屬膜1係使用有厚度為1 μιη之A1膜。該等各層係相 互強固地接合’即使加熱至400°c左右也不會發生問題而可 使用。 該多層構造體利用常溫接合法而以下述方式製造。首 先’利用濺射法,在構成支持基板且直徑為5英吋,厚度為 5〇〇 μχη之(100)單晶Si基板3上使A1膜成膜為厚度1 μπι。另 一方面,先將同樣直徑為5英吋而厚度為2〇〇 pm2(1()0)單 晶Si基板作為他途用,在具有1><1〇·9 T〇rr基極壓力之超高真 空谷裔將二基板相互相對而保持,並以1χ1〇-3 T〇rr壓力分別 對相對的基板照射Ar離子束,使該等表面清淨化。此時的 Ar離子加速電壓係1 kV。 其次,以常溫使兩基板相密著而施加壓力。所施加的壓 力係1 MPa。其結果,使表面形成金屬膜丨而具μ膜且厚度 為500 μm的(100)單晶Si基板3與厚度為2〇〇 4111的(1〇〇)單 晶Si基板常溫接合。接著,從其背面側研磨厚度為2〇〇 的(100)單3曰Si基板,使形成金屬膜丨之A1膜上所殘留的 層厚度薄膜化至20 μχη,並形成(1〇〇)單晶义層2。如此,製 造出本目的之多層構造體。 上述所製造出的多層構造體可抑制(1〇〇)單晶以層2乾蝕 刻時的凹槽現象,並有助於良好蝕刻形狀的實現。 實施例2對應第二實施形態之實施例 圖2Α及圖2Β所不多層構造體的(1〇〇)單晶义層係使用O: \ 88 \ 88490.DOC -19- 200426905 In the multilayer structure shown in Figure 1, the (100) single crystal has a layer 3 series of 5 inches in diameter and a thickness of 500 μϊη2 (100) single crystal Si substrate; (100%). ) The single crystal is 20 μm in thickness of layer 2. The metal film 1 is an Al film having a thickness of 1 μm. These layers are strongly bonded to each other 'and can be used without any problem even if heated to about 400 ° C. This multilayer structure is manufactured by the normal temperature bonding method as follows. First, an A1 film was formed to a thickness of 1 μm on a (100) single crystal Si substrate 3 constituting a support substrate with a diameter of 5 inches and a thickness of 500 μχη by a sputtering method. On the other hand, a single-crystal Si substrate having a diameter of 5 inches and a thickness of 200 pm 2 (1 () 0) was used for other purposes. The base pressure was 1 > < 10.9 Torr The ultra-high vacuum valleys kept the two substrates facing each other, and irradiated the opposite substrates with Ar ion beams at a pressure of 1 × 10-3 Torr to clean the surfaces. The Ar ion acceleration voltage at this time is 1 kV. Next, the two substrates are brought into close contact at normal temperature to apply pressure. The applied pressure is 1 MPa. As a result, a (100) single-crystal Si substrate 3 having a thickness of 500 μm and a metal film formed on the surface was bonded to a (100) single-crystal Si substrate having a thickness of 20001111 at room temperature. Next, a (100) single-layer Si substrate having a thickness of 200 was polished from the back surface side to reduce the thickness of the layer remaining on the A1 film forming the metal film to 20 μχη, and a (100) single-layer was formed.晶 义 层 2. Crystal sense layer 2. In this way, a multilayer structure for this purpose is manufactured. The multilayer structure manufactured as described above can suppress the groove phenomenon when the (100) single crystal is dry-etched with the layer 2, and contribute to the realization of a good etching shape. Example 2 is an example corresponding to the second embodiment. The (100) single crystal sense layer of the multilayer structure shown in FIGS. 2A and 2B is used.
O:\88\88490.DOC -20- 200426905 有直徑5英吋的(100)單晶Si基板。該(1〇〇)單晶义層13的厚度 係525 μπι,上側的(100)單晶^層丨2的厚度係2〇 。金屬 膜11係厚度為1 μπι之Α1膜。 該多層構造體可使用與實施例丨相同之製程進行製造,但 其與實施例1不同處係:在(100)單晶^層13上使作為金屬膜 11之Α1膜成膜後,將該Α1膜圖案化以進行常溫接合。 使用該多層構造體製造出圖3Α及圖3Β所示微反射鏡。利 用濺射法在(100)單晶Si層12上使<:17八11膜成膜後,藉由將其 圖案化以同時形成鏡面14及電極墊片15、μ。其次,藉由 將(100)單晶Si層12乾蝕刻,形成微反射鏡2〇之基本構造。 另外,(100)單晶Si層12係電阻率〇·〇ι q · em之低電阻層。 接著,從(100)單晶以層13背面側進行乾蝕刻,如圖3B所 示,以從作為支持基板之(100)單晶^層13自由地移動微反 射鏡20。微反射鏡2〇的鉸鏈部18、19在(1〇〇)單晶以層12下 側部分事先形成作為金屬膜丨丨之八丨膜,以形成雙層構造。 另外’從單晶Si層13背面侧將(1〇〇)單晶^層13乾蝕刻 時,由於(100)單晶^層13貫穿後的過份蝕刻會對上側的 (100)單晶Si層12造成損傷,故製造多層構造體時,在(1〇〇) 單晶Si層13上形成一層例如Si〇2膜之絕緣膜後而在其上使 金屬膜11成膜,可使該絕緣膜形成蝕刻阻擋層,以有效防 止對(100)單晶以層12產生損傷。此外,該絕緣膜將雙層構 造之鉸鏈部18、19通電時所流動的電流值縮減,亦可發揮 減少耗電之作用。 實施例3對應第三實施形態之實施例O: \ 88 \ 88490.DOC -20- 200426905 There is a (100) single crystal Si substrate with a diameter of 5 inches. The thickness of the (100) single crystal sense layer 13 is 525 μm, and the thickness of the (100) single crystal layer 2 on the upper side is 20 °. The metal film 11 is an Al film having a thickness of 1 μm. This multilayer structure can be manufactured using the same process as in Example 丨, but it is different from Example 1 in that the A1 film as the metal film 11 is formed on the (100) single crystal ^ layer 13 and the The A1 film is patterned for normal temperature bonding. Using this multilayer structure, a micromirror shown in FIGS. 3A and 3B was manufactured. After the <: 17-811 film was formed on the (100) single crystal Si layer 12 by a sputtering method, the mirror surface 14 and the electrode pads 15, µ were simultaneously formed by patterning them. Next, the basic structure of the micromirror 20 is formed by dry etching the (100) single crystal Si layer 12. In addition, the (100) single crystal Si layer 12 is a low-resistance layer having a resistivity of 0 · q · em. Next, dry etching is performed from the (100) single crystal on the back side of the layer 13, as shown in FIG. 3B, to move the micromirror 20 freely from the (100) single crystal ^ layer 13 as a supporting substrate. The hinge portions 18 and 19 of the micro-mirror 20 are formed as a metal film in the lower part of the (100) single crystal layer 12 in advance to form a double-layer structure. In addition, when the (100) single crystal ^ layer 13 is dry-etched from the back side of the single crystal Si layer 13, the (100) single crystal Si on the upper side is over-etched due to the excessive etching after the (100) single crystal ^ layer 13 penetrates. The layer 12 causes damage. Therefore, when manufacturing a multilayer structure, an insulating film such as a Si02 film is formed on the (100) single-crystal Si layer 13 and the metal film 11 is formed thereon to make the insulation. The film forms an etch stop layer to effectively prevent damage to the (100) single crystal layer 12. In addition, this insulating film reduces the value of the current flowing when the hinge portions 18 and 19 of the double-layer structure are energized, and can also reduce the power consumption. Example 3 Example corresponding to the third embodiment
O:\88\88490.DOC -21 - 200426905 依照圖4A〜圖4F所示製造方法,製造出多層構造體。首 先,預備直徑5英吋的(1〇〇)單晶Si基板21、25。(1〇〇)單晶 ’O: \ 88 \ 88490.DOC -21-200426905 According to the manufacturing method shown in FIGS. 4A to 4F, a multilayer structure is manufactured. First, (100) single crystal Si substrates 21 and 25 having a diameter of 5 inches were prepared. (100) single crystal ’
Si基板21的厚度係525 μιη,(1〇〇)單晶Si基板25的厚度係 · 200 μηι。其次,進行(100)單晶Si基板21、25的陽極氧化, 形成厚度為0 · 8 μηι的多孔質Si層22,接著,在該多孔質si 層22上使(1〇〇)單晶Si層23蠢晶成長為厚度〇6 μηι。如此, 製作出在多孔質31層22上有(1〇〇)單晶Si層23之構造。 其次’利用濺射法在(100)單晶Si層23上使厚度為1 μηΐ2 Α1膜成膜而作為金屬膜22。接著,將該金屬膜22所形成的 4 (100)單晶Si基板21及(100)單晶Si基板25放入超高真空室 内,藉由Ar離子束照射之洗淨將該等表面清淨化,使該等 相密著而施加壓力,並進行常溫接合。接合條件係與實施 例一相同。如此,可得到金屬膜22所形成的(1〇〇)單晶义基 板21及(1〇〇)單晶Si基板25為一體之複合基板。 其次,瞄準該複合基板的多孔質Si層22而噴水,將複合 基板分成二件。之後,藉由在HF與H202之混合溶液中的處 g 理,將一(100)單晶Si基板25最表面的多孔質Si層22去除。 如此所製造的多層構造體,藉由於基板貼合後將一基板背 , 面研磨,其比薄膜化之製造方法所製造的多層構造體具有 . 良好面内厚度的均一性’且於厚度為1 μηι左右的單晶 之形成係最佳。 實施例4對應第四實施形態之實施例 圖5A所不多層構造體中,(1〇〇)單晶Si基板31的厚度為 525 μΠΊ’(1〇〇)單晶义層33的厚度係〇·6 μιη。金屬膜32係使The thickness of the Si substrate 21 is 525 μm, and the thickness of the (100) single crystal Si substrate 25 is 200 μm. Next, (100) single crystal Si substrates 21 and 25 are anodized to form a porous Si layer 22 having a thickness of 0.8 μm, and then (100) single crystal Si is formed on the porous si layer 22. The layer 23 grows to a thickness of 0.6 μm. In this way, a structure having a (100) single crystal Si layer 23 on the porous 31 layer 22 was produced. Next, as the metal film 22, a film having a thickness of 1 μηΐ2 A1 is formed on the (100) single crystal Si layer 23 by a sputtering method. Next, 4 (100) single-crystal Si substrates 21 and (100) single-crystal Si substrates 25 formed by the metal film 22 are placed in an ultra-high vacuum chamber, and these surfaces are cleaned by washing with an Ar ion beam. , Make these close, apply pressure, and perform normal temperature bonding. The joining conditions are the same as in the first embodiment. In this way, a (100) single crystal substrate 21 and a (100) single crystal Si substrate 25 formed of the metal film 22 can be obtained as a composite substrate. Next, the porous Si layer 22 of the composite substrate was aimed at and sprayed with water to divide the composite substrate into two pieces. After that, the porous Si layer 22 on the outermost surface of a (100) single crystal Si substrate 25 is removed by processing in a mixed solution of HF and H202. The multilayer structure manufactured in this way has a substrate with a back and a surface polished after the substrates are bonded, which has a better uniformity of the thickness in the plane than the multilayer structure manufactured by the thin film manufacturing method, and the thickness is 1 The formation system of single crystals around μm is the best. Example 4 corresponds to an example of the fourth embodiment. In the multilayer structure shown in FIG. 5A, the thickness of the (100) single-crystal Si substrate 31 is 525 μπΊ '(100) of the single-crystal sense layer 33. 6 μm. Metal film 32 series
O:\88\88490.DOC -22- 200426905 用有尽度為〇·1 μηι之A1膜。 罩夕層構&體,使用下述方式製造電子線曝光用光 罩°百先’在⑽)單晶_33上塗敷電子線光阻,並以電 子線描晝法將該電子線光阻曝光為所希望的圖㈣狀後, ^丁先阻顯像而形成光阻圖案。其次,藉由使用該光阻圖 案進行乾钱刻’將⑽)單晶_33圖案化,並形成所希望 的圖案形狀。接著,使用光關案進—步將下層的金屬膜 32乾姓刻,以形成與(1⑻)單晶s_3圖案形狀相同之圖 案。如此,可形成光罩圖案34。 其-人,從(100)單晶Si層31背面側進行乾蝕刻,在光罩圖 案34正下方形成開口,並形成光罩圖案34懸在空中之構造。O: \ 88 \ 88490.DOC -22- 200426905 A1 film with exhaustion degree of 0.1 μm. The mask layer structure & body was used to manufacture a photomask for electron beam exposure using the following method: "Baisen" was coated with electron beam photoresist on 涂敷) single crystal _33, and the electron beam photoresist was exposed by electron beam tracing method. After forming the desired pattern, the photoresist is first blocked to form a photoresist pattern. Secondly, by using the photoresist pattern to make a dry cut ', ’) the single crystal_33 is patterned and formed into a desired pattern shape. Next, using the light-off case, the lower metal film 32 was further engraved to form a pattern having the same shape as the (1 () single crystal s_3 pattern. In this way, the mask pattern 34 can be formed. In this case, a dry etching is performed from the back side of the (100) single-crystal Si layer 31, an opening is formed directly under the mask pattern 34, and a structure in which the mask pattern 34 is suspended in the air is formed.
如此所製造之電子線曝光用光罩,係使可構成光罩圖案 34之(1GG)單晶&層33幾乎沒有殘留應力之強動材料,此 外,由於光罩圖案34下部的金屬膜32發揮一種作用,其迅 速排出於電子線曝光用光罩充電之電荷與曝光時電子線照 射所產生之熱,故顯示良好的描畫能力。 以上’係具體說明本發明之實施形態及實施例,但本發 明並不侷限於上述實施形態及實施例,其可依據本發明之 技術思想作各種變形。 例如,上述實施形態及實施例中所列舉的數值(厚度或直 徑專尺寸)’材料、構造、形狀、面方位、製程等均為例示, 也可依必要使用與該等不同之數值、材料、構造、形狀、 面方位、製程等。 具體而言,實施形態一中,也可使用例如陶竟材料取代 O:\88\88490.DOC -23- 200426905 (100)單晶Si層3。此外,取代實施形態一之多層構造體,使 用於陶瓷基板與單晶Si基板之間具金屬膜之多層構造體亦 極有用。再者,在構成支持基板之側事先設置空洞等構造, 再將其與具金屬膜之基板相接合,也可製造相同構造。 此外,實施形態三及實施例3中,係使用多孔質Si層22作 為分離層,但也可在(100)單晶Si基板21注入氫離子,將以 此所形成的氫蓄積層當作分離層用,以取代在(1〇〇)單晶Si 基板21上形成多孔質Si層22。 再者,實施形態四及實施例4中,也可使用例如siC或鑽 石等所構成的層取代(100)單晶Si層33。 如上所說明,根據本發明,將經由包含一種以上金屬之 層,例如金屬或合金所構成之層,且至少一方為單晶材料 所構成之第一層及第二層或第一基板及第二基板常溫接 合,可製造便宜、簡便且精度佳之微反射鏡等的各種機能 構造體或電子線曝光用光罩。The thus-produced photomask for electron beam exposure is a strong material that can form the (1GG) single crystal & layer 33 of the mask pattern 34 with almost no residual stress. In addition, the metal film 32 under the mask pattern 34 It plays a role in that it quickly discharges the electric charges charged by the photomask for electron beam exposure and the heat generated by the electron beam irradiation during exposure, so it shows good drawing ability. The above 'specifically describes the embodiments and examples of the present invention, but the present invention is not limited to the above-mentioned embodiments and examples, and can be variously modified according to the technical idea of the present invention. For example, the values (thickness or diameter-specific dimensions) listed in the above-mentioned embodiments and examples are materials, structures, shapes, surface orientations, processes, etc. are all examples, and values, materials, Structure, shape, surface orientation, manufacturing process, etc. Specifically, in the first embodiment, a ceramic material may be used instead of O: \ 88 \ 88490.DOC -23- 200426905 (100) single crystal Si layer 3, for example. In addition, instead of the multilayer structure of the first embodiment, a multilayer structure having a metal film between a ceramic substrate and a single crystal Si substrate is also very useful. In addition, a structure such as a cavity is provided in advance on the side constituting the supporting substrate, and the same structure can also be manufactured by bonding it to a substrate having a metal film. In the third embodiment and the third embodiment, the porous Si layer 22 is used as the separation layer, but hydrogen ions may be implanted into the (100) single crystal Si substrate 21, and the hydrogen storage layer formed thereby may be used as the separation layer. Layer instead of forming a porous Si layer 22 on a (100) single crystal Si substrate 21. In the fourth embodiment and the fourth embodiment, a layer composed of, for example, siC or diamond may be used instead of the (100) single crystal Si layer 33. As explained above, according to the present invention, a layer including more than one metal, such as a layer made of a metal or an alloy, and at least one of which is a first layer and a second layer or a first substrate and a second layer made of a single crystal material The substrates are bonded at room temperature, and various functional structures such as micro-mirrors, which are inexpensive, simple, and highly accurate, or photomasks for electron beam exposure can be manufactured.
【圖式簡單說明】 圖1係顯示本發明第一實施形態之多層構造體的剖面 圖;圖2A及圖2B係顯示本發明第二實施形態之微反射鏡製 造用多層構造體的平面圖及剖面圖;圖3A及圖3]8係顯示本 發明第二實施形態之微反射鏡的平面圖及剖面圖丨圖〜 圖4 F係用以說明本發明第三實施形態之多層構造體之製造 方法的剖面圖;及圖5A〜圖5D係用以說明本發明第四實施 形恕之電子線曝光用光罩之製造方法的剖面圖。 【圖式代表符號說明】[Brief description of the drawings] Fig. 1 is a cross-sectional view showing a multilayer structure of a first embodiment of the present invention; Figs. 2A and 2B are plan views and cross-sections of a multilayer structure for manufacturing a micro-mirror according to a second embodiment of the present invention; Figures 3A and 3] 8 shows a plan view and a cross-sectional view of a micromirror according to a second embodiment of the present invention. Figures ~ Figure 4F is a diagram illustrating a method for manufacturing a multilayer structure according to a third embodiment of the present invention. 5A-5D are cross-sectional views illustrating a method for manufacturing a photomask for electron beam exposure according to a fourth embodiment of the present invention. [Schematic representation of symbols]
O:\88\88490.DOC -24- 200426905 1 金屬膜 2、1 (100)單晶Si層 11 金屬膜 12、 13 (100)單晶Si層 14 鏡面 15 > 16 電極墊片 17 鏡部 18 ^ 19 鍵部 20 微反射鏡 21 早晶S i基板 22 多孔質Si層 23 (100)單晶Si層 24 金屬膜 25 (100)單晶Si基板 27 (100)單晶Si層 31 (100)單晶Si基板 21 單晶Si基板 32 金屬膜 33 (100)單晶Si層 34 光罩圖案 O:\88\88490.DOC - 25O: \ 88 \ 88490.DOC -24- 200426905 1 metal film 2, 1 (100) single crystal Si layer 11 metal film 12, 13 (100) single crystal Si layer 14 mirror 15 > 16 electrode pad 17 mirror 18 ^ 19 Key 20 Micro-mirror 21 Early-crystal Si substrate 22 Porous Si layer 23 (100) Single-crystal Si layer 24 Metal film 25 (100) Single-crystal Si substrate 27 (100) Single-crystal Si layer 31 (100 ) Single crystal Si substrate 21 Single crystal Si substrate 32 Metal film 33 (100) Single crystal Si layer 34 Mask pattern O: \ 88 \ 88490.DOC-25
Claims (1)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002377413A JP2004207625A (en) | 2002-12-26 | 2002-12-26 | Multilayer structure, its manufacturing method, functional structure, its manufacturing method, electron-beam exposure mask, and its manufacturing method |
Publications (1)
Publication Number | Publication Date |
---|---|
TW200426905A true TW200426905A (en) | 2004-12-01 |
Family
ID=32708291
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW92131985A TW200426905A (en) | 2002-12-26 | 2003-11-14 | Multi-layer structure and its manufacturing method, functional structure and its manufacturing method, and electron-beam exposure mask and its manufacturing method |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP2004207625A (en) |
TW (1) | TW200426905A (en) |
WO (1) | WO2004060793A1 (en) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63216393A (en) * | 1987-03-04 | 1988-09-08 | Fujitsu Ltd | Manufacturing method of piezoelectric actuator |
JPH05259038A (en) * | 1992-03-10 | 1993-10-08 | Nippon Steel Corp | X-ray transfer mask |
JP3218996B2 (en) * | 1996-11-28 | 2001-10-15 | 松下電器産業株式会社 | Millimeter wave waveguide |
JPH1144797A (en) * | 1997-07-29 | 1999-02-16 | Nec Corp | Silicon analyzing crystal and manufacture thereof |
US7072149B2 (en) * | 2000-02-01 | 2006-07-04 | Matsushita Electric Industrial Co. Ltd. | Head support mechanism and thin film piezoelectric actuator |
US6375313B1 (en) * | 2001-01-08 | 2002-04-23 | Hewlett-Packard Company | Orifice plate for inkjet printhead |
-
2002
- 2002-12-26 JP JP2002377413A patent/JP2004207625A/en active Pending
-
2003
- 2003-11-14 TW TW92131985A patent/TW200426905A/en unknown
- 2003-11-14 WO PCT/JP2003/014512 patent/WO2004060793A1/en unknown
Also Published As
Publication number | Publication date |
---|---|
WO2004060793A1 (en) | 2004-07-22 |
JP2004207625A (en) | 2004-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100743557B1 (en) | Multilayer structures having controlled internal stresses and methods of making such structures | |
EP1198835B1 (en) | Dual wafer attachment process | |
JP5313903B2 (en) | Formation of through-wafer electrical interconnects and other structures using dielectric thin films | |
TWI398723B (en) | Pellicle and method of manufacturing pellicle | |
US8946052B2 (en) | Processes for multi-layer devices utilizing layer transfer | |
US6905984B2 (en) | MEMS based contact conductivity electrostatic chuck | |
US20100019623A1 (en) | Micro-electromechanical devices and methods of fabricating thereof | |
JP2006528422A (en) | Stacked structure and method of creating the same | |
KR20040095658A (en) | Mask, mask blank, and methods of producing these | |
US5899728A (en) | Method of forming a lithographic mask | |
US6614065B2 (en) | Use of membrane properties to reduce residual stress in an interlayer region | |
US6261943B1 (en) | Method for fabricating free-standing thin metal films | |
JPH0963912A (en) | Manufacture of joined substrate | |
JPH06267926A (en) | Etching process and electrostatic microswitch using same | |
TW200426905A (en) | Multi-layer structure and its manufacturing method, functional structure and its manufacturing method, and electron-beam exposure mask and its manufacturing method | |
CN112591705B (en) | SOI type MEMS structure and processing method thereof | |
JPH08102544A (en) | Micromachine with metallic anodized film | |
JPH0488657A (en) | Semiconductor device and manufacture thereof | |
JP3271390B2 (en) | Transmission mask for charged beam exposure and method of manufacturing the same | |
RU2830141C1 (en) | Method of connecting silicon plates | |
JPH03125458A (en) | Method of forming single crystal region, and single crystal article using same | |
JP4182630B2 (en) | Diaphragm structure, microtransducer, and manufacturing method thereof | |
US7470462B2 (en) | Method to control residual stress in a film structure and a system thereof | |
KR100379924B1 (en) | Method for manufacturing semiconductor sensor | |
WO2001044105A1 (en) | Method of making high aspect ratio features during surface micromachining |