Nothing Special   »   [go: up one dir, main page]

KR970066802A - Method and apparatus for power control of personal computer - Google Patents

Method and apparatus for power control of personal computer Download PDF

Info

Publication number
KR970066802A
KR970066802A KR1019960006707A KR19960006707A KR970066802A KR 970066802 A KR970066802 A KR 970066802A KR 1019960006707 A KR1019960006707 A KR 1019960006707A KR 19960006707 A KR19960006707 A KR 19960006707A KR 970066802 A KR970066802 A KR 970066802A
Authority
KR
South Korea
Prior art keywords
signal
epmi
main control
personal computer
chipset
Prior art date
Application number
KR1019960006707A
Other languages
Korean (ko)
Other versions
KR0174356B1 (en
Inventor
박석원
Original Assignee
이정식
주식회사 삼보컴퓨터
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이정식, 주식회사 삼보컴퓨터 filed Critical 이정식
Priority to KR1019960006707A priority Critical patent/KR0174356B1/en
Publication of KR970066802A publication Critical patent/KR970066802A/en
Application granted granted Critical
Publication of KR0174356B1 publication Critical patent/KR0174356B1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/22Means for limiting or controlling the pin/gate ratio

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

본 발명은 퍼스널컴퓨터의 전력제어방법 및 그 장치에 관한 것으로, 특히 기본적으로 퍼스널컴퓨터에서 불필요한 전력의 소모를 방지하기 위하여 사용자가 일정시간동안 시스템을 사용하지 않을 경우에 최소한의 전력만이 공급되도록 하는 전력관리를 제어하기 위한 전력제어방법 및 그 장치에 관한 것이다.The present invention relates to a power control method and apparatus for a personal computer, and more particularly, to a power control method and apparatus for controlling power consumption of a personal computer, To a power control method and apparatus for controlling power management.

즉, 현재의 시스템상태를 전환시키기 위한 각각의 입력신호를 출력하는 외부입력원과, 상기 외부입력원으로 부터 입력된 EPMI신호를 논리연산하는 논리수단과, 상기 논리수단으로부터 입력된 EPMI신호로 제어신호를 출력하는 메인컨트롤칩셋과, 상기 메인컴트롤칩셋에 접속되어 입력된 EPMI신호를 분석하여 SD2신호선으로 소정의 신호를 출력하는 시스템BIOS와, 상기 메인컨트롤칩셋의 제어신호에 의해 절전모드로 전환시키는 중앙 처리장치를 포함하여 접속함으로서, 퍼스널컴퓨터의 효율적인 전력관리를 제어한 것이다.That is, an external input source for outputting each input signal for switching the current system state, logic means for logically operating an EPMI signal input from the external input source, and control means for controlling the EPMI signal input from the logic means A system BIOS for outputting a signal to an SD2 signal line by analyzing an EPMI signal connected to the main control processor and outputting a signal to the SDMI signal line; And includes a central processing unit so as to control efficient power management of the personal computer.

Description

퍼스널컴퓨터의 전력제어방법 및 그 장치Method and apparatus for power control of personal computer

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제1도는 종래의 퍼스널컴퓨터의 전력관리도, 제2도는 본 발명에 따른 여러 입력원에 대한 전력관리를 제어하는 블록도, 제3도는 본 발명에 따른 퍼스널컴퓨터의 전력관리를 제어하는 제어흐름도.FIG. 2 is a block diagram for controlling power management for a plurality of input sources according to the present invention; FIG. 3 is a control flowchart for controlling power management of a personal computer according to the present invention;

Claims (9)

메인컨트롤칩셋으로 다수의 입력원으로부터 인가된 EPMI신호가 다수의 EPMI핀을 통해 인가되고, 상기 메인컨트롤칩셋에 접속된 타이머에 의해 세팅된 시간과 퍼스널 컴퓨터에서 발생되어 사용하는 인터럽트신호가 인가되며, 상기 메인컨트롤칩셋으로 인가된 각각의 신호를 제어하여 중앙처리장치로 제어신호를 출력하여 현재의 모드를 전환시키는 퍼스널컴퓨터의 전력제어장치에 있어서, 다수의 외부입력원으로부터 인가된 EPMI(외부전력제어용 인터럽트) 신호가 소정의 EPMI핀을 통해 메인컨트롤칩셋으로 인가되고, 인가된 EPMI신호는 시스템 BIOS를 통해 분석되며, 분석된 EPMI신호와 퍼스널컴퓨터에서 발생되어 사용하는 인터럽트신호가 각각 메인컨트롤칩셋으로 인가되고, 상기 메인컨트롤칩셋에 접속된 스톱클럭선을 통해 중앙처리장치로 제어신호가 출력되어 현재의 모드를 절환시키는 퍼스널컴퓨터의 전력제어방법.The EPMI signal applied from a plurality of input sources is applied to a main control chipset through a plurality of EPMII pins and a time set by a timer connected to the main control chipset and an interrupt signal generated and used in a personal computer are applied, And a power control unit for controlling a current mode of the personal computer by outputting a control signal to the central processing unit by controlling each signal applied to the main control chipset, Interrupt signal is applied to the main control chipset via a predetermined EPMI pin and the EPMI signal is analyzed through the system BIOS and the analyzed EPMI signal and the interrupt signal generated and used by the personal computer are supplied to the main control chipset And a control signal is transmitted to the central processing unit through a stop clock line connected to the main control chipset And outputting the current mode and switching the current mode. 스위칭에 의한 작동, 리모콘에 의한 작동, 모델링에 의한 작동 또는 스케쥴러에 의한 작동으로 하나의 EPMI핀을 통해 EPMI신호가 인가되는 단계와; 현재의 시스템상태를 판단하는 단계와; 상기 판단된 시스템상태로부터 작동모드일 때에 작동원인 EPMI신호를 판단하는 단계와; 상기 판단된 작동원이 스위치 및 리모콘인가 또는 모뎀링 및 스케쥴러인가를 판단하는 단계와; 상기 작동원이 스위치 및 리모콘일 때에 절전모드로 전환시키는 단계와; 상기 판단된 시스템상태로부터 절전모드이거나 또는 상기 작동원이 모뎀링 및 스케쥴러일 때에 작동모드상태로 전환하는 단계로 이루어진 퍼스널컴퓨터의 전력제어방법.Applying an EPMI signal through one EPMI pin by operation by switching, operation by a remote control, operation by modeling or operation by a scheduler; Determining a current system state; Determining an EPMI signal that is an operation cause when the system state is the operation mode from the determined system state; Determining whether the determined operating source is a switch and a remote control or a modem ring and a scheduler; Switching to a power saving mode when the operating source is a switch and a remote control; And switching from the determined system state to a power saving mode or to an operating mode state when the operating source is a modem ring and a scheduler. 현재의 시스템상태를 전환시키기 위한 각각의 입력신호를 출력하는 외부입력원과, 상기 외부입력원으로부터 입력된 EPMI신호를 논리연산하는 논리수단과, 상기 논리수단으로부터 입력된 EPMI신호로 제어신호를 출력하는 메인컨트롤칩셋과, 상기 메인컨트롤칩셋에 접속되어 입력된 EPMI신호를 분석하여 SD2신호선으로 소정의 신호를 출력하는 시스템BIOS와, 상기 메인컨트롤칩셋의 제어신호에 의해 절전모드로 전환시키는 중앙처리장치를 포함하여 접속한 것을 특징으로 하는 퍼스널컴퓨터의 전력제어장치.Comprising: an external input source for outputting respective input signals for switching a current system state; logic means for logically computing an EPMI signal input from the external input source; and a control means for outputting a control signal to the EPMI signal input from the logic means A system BIOS for analyzing an EPMI signal connected to the main control chipset and outputting a predetermined signal to an SD2 signal line, a central processing unit (CPU) for switching to a power saving mode by a control signal of the main control chipset, And the power supply control unit is connected to the power supply control unit. 제3항에 있어서, 상기 논리수단으로부터 출력되어 상기 메인컨트롤칩셋으로 입력되는 신호선을 EPMI핀 하나로 접속한 것을 특징으로 하는 퍼스널컴퓨터의 전력제어장치.4. The power control apparatus of claim 3, wherein a signal line output from the logic means and input to the main control chipset is connected with one of the EPMI pins. 제3항에 있어서, 상기 시스템BIOS는 상기 메인컨트롤칩셋으로부터 입력된 EPMI신호를 분석하는 프로그램이 내장된 것을 특징으로 하는 퍼스널컴퓨터의 전력제어장치.4. The apparatus of claim 3, wherein the system BIOS includes a program for analyzing an EPMI signal input from the main control chipset. 제3항에 있어서, 상기 외부입력원이 리모콘, 스위치, 모뎀링 및 스케쥴러인 것을 특징으로 하는 퍼스널컴퓨터의 전력제어장치.The apparatus of claim 3, wherein the external input source is a remote controller, a switch, a modem ring, and a scheduler. 제3항에 있어서, 상기 메인컨트롤칩셋으로 입력되는 시스템BIOS의 SD2신호선의 출력레벨이 1일때에 절전모드로, SD2가 0일때에 정상모드로 상태를 전환시키는 것을 특징으로 하는 퍼스널컴퓨터의 전력제어장치.4. The personal computer according to claim 3, wherein when the output level of the SD2 signal line of the system BIOS input to the main control chipset is 1, the power saving mode is selected, and when the SD2 is 0, Device. 제7항에 있어서, 상기 시스템BIOS의 SD2신호선이 1일때에 상기 외부입력원이 스위치 및 리모콘이고, 0일때에 상기 외부입력원이 모뎀링 및 스케쥴러인 것을 특징으로 하는 퍼스널컴퓨터의 전력제어장치.The apparatus of claim 7, wherein when the SD2 signal line of the system BIOS is 1, the external input source is a switch and a remote controller, and when the SD2 signal line is 0, the external input source is a modem ringing and a scheduler. 제3항 또는 제7항에 있어서, 상기 메인컨트롤칩셋이 중앙처리장치로 스톱클럭단을 통해 출력하는 신호가 1일때에 시스템의 상태를 정상모드로 전환시키고, 0일때에 시스템의 상태를 절전모드로 전환시키는 것을 특징으로 하는 퍼스널컴퓨터의 전력제어장치.The method as claimed in claim 3 or 7, wherein when the signal output from the main control chipset through the stop clock terminal to the central processing unit is 1, the system is switched to the normal mode, To the power control unit of the personal computer. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960006707A 1996-03-13 1996-03-13 Personal computer power control method and apparatus KR0174356B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960006707A KR0174356B1 (en) 1996-03-13 1996-03-13 Personal computer power control method and apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960006707A KR0174356B1 (en) 1996-03-13 1996-03-13 Personal computer power control method and apparatus

Publications (2)

Publication Number Publication Date
KR970066802A true KR970066802A (en) 1997-10-13
KR0174356B1 KR0174356B1 (en) 1999-04-01

Family

ID=19453009

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960006707A KR0174356B1 (en) 1996-03-13 1996-03-13 Personal computer power control method and apparatus

Country Status (1)

Country Link
KR (1) KR0174356B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013116751A1 (en) * 2012-02-01 2013-08-08 Texas Instrument Incorporated Dynamic power management in real-time systems

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1122712A1 (en) * 1999-08-18 2001-08-08 Mitsubishi Denki Kabushiki Kaisha Display device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013116751A1 (en) * 2012-02-01 2013-08-08 Texas Instrument Incorporated Dynamic power management in real-time systems
US8775838B2 (en) 2012-02-01 2014-07-08 Texas Instruments Incorporated Limiting the number of unexpected wakeups in a computer system implementing a power-saving preemptive wakeup method from historical data

Also Published As

Publication number Publication date
KR0174356B1 (en) 1999-04-01

Similar Documents

Publication Publication Date Title
KR950005217B1 (en) Clock signal control method and data processing system
US5737616A (en) Power supply circuit with power saving capability
KR970022677A (en) Apparatus and method for generating a power management event of a computer system
KR970076193A (en) How to switch the power saving mode of a computer with power saving function during network use
KR900006842A (en) Power consumption reduction device of computer system
KR970002550A (en) Information processing device and its control method
JPH05507370A (en) computer power management system
KR950033777A (en) Method and apparatus for reducing power consumption in a computer system
KR970029122A (en) Multiprocessor computer
JP3805913B2 (en) Method for waking up computer system from standby mode and wakeup control circuit
KR970066802A (en) Method and apparatus for power control of personal computer
KR0155558B1 (en) Power saving method and its apparatus
KR910020550A (en) Event Driven Scanning of Data Entry Devices Using Multi-Input Wake-up Technology
KR940022236A (en) Power saving device and control method of monitor
KR950007114B1 (en) Power control method for computer
KR100272531B1 (en) Method for prohibitting exhaust of power source in electronic equipment
KR940007808B1 (en) Power automatic interrupting circuit for videotex terminal
KR20040005272A (en) Computer system
KR100455268B1 (en) Apparatus and method for safe shutdown in system using O/S such as windows 95
KR960043449A (en) Power saving device for office equipment
KR970016892A (en) Multilevel Power Saving Computer
KR100300029B1 (en) Power management unit for java micro controller unit
JPH0553680A (en) Power controller for computer
KR950002694B1 (en) Power control apparatus and method therefor
KR970059881A (en) A resume device of a hibernation module and a control method thereof

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20091104

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee