Nothing Special   »   [go: up one dir, main page]

KR970022633A - Supply Voltage Independent Constant Current Source Circuit - Google Patents

Supply Voltage Independent Constant Current Source Circuit Download PDF

Info

Publication number
KR970022633A
KR970022633A KR1019950036892A KR19950036892A KR970022633A KR 970022633 A KR970022633 A KR 970022633A KR 1019950036892 A KR1019950036892 A KR 1019950036892A KR 19950036892 A KR19950036892 A KR 19950036892A KR 970022633 A KR970022633 A KR 970022633A
Authority
KR
South Korea
Prior art keywords
node
constant current
current source
voltage
power supply
Prior art date
Application number
KR1019950036892A
Other languages
Korean (ko)
Other versions
KR0164528B1 (en
Inventor
박희중
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950036892A priority Critical patent/KR0164528B1/en
Publication of KR970022633A publication Critical patent/KR970022633A/en
Application granted granted Critical
Publication of KR0164528B1 publication Critical patent/KR0164528B1/en

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is DC
    • G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Control Of Electrical Variables (AREA)
  • Amplifiers (AREA)

Abstract

본 발명은 전류원 회로에 관한 것으로서, 특히 전원 전압에 독립적인 정전류원 회로에 관한 것이다.The present invention relates to a current source circuit, and more particularly to a constant current source circuit independent of the power supply voltage.

본 발명은 제1노드에 기준 전류를 제공하는 기준전류원; 상기 제1노드와 제1전원 라인 사이에 연결되어 상기 기준 전류와 거의 동일한 제1 및 제2 및 제3노드에 제공하는 제1정전류원; 제2전원 라인과 제2노드사이에 연결되어 상기 제1정전류와 거의 동일한 제3정전류를 제4노드에 제공하는 제2정전류원; 상기 제4노드와 제1전원 라인 사이에 연결되고, 상기 제3노드와 제1전원 라인 사이의 전압을 바이어싱 하는 전압 바이어스 수단을 구비하는 것을 특징으로 한다.The present invention provides a reference current source for providing a reference current to the first node; A first constant current source connected between the first node and a first power supply line and provided to first, second, and third nodes that are substantially equal to the reference current; A second constant current source connected between a second power supply line and a second node to provide a third constant current to a fourth node, the third constant current being substantially equal to the first constant current; And a voltage bias means connected between the fourth node and the first power line and biasing the voltage between the third node and the first power line.

따라서 본 발명은 모두 1단의 베이스-에미터 전압으로 콜랙터-에미터 전압을 바이어싱 하고 있어 베이스-에미터 전압으로 오차가 발생하지 않으며 전원 전압의 변동이나 온도변화에 대해서 기준 전류와 종속 전류의 오차를 더욱 더 줄일 수 있다.Therefore, in the present invention, the collector-emitter voltage is biased by the first stage-emitter voltage so that no error occurs due to the base-emitter voltage. The error of can be further reduced.

Description

전원 전압 독립형 정전류원 회로Supply Voltage Independent Constant Current Source Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제4도는 본 발명에 따른 전류원 회로도.4 is a current source circuit diagram according to the present invention.

Claims (5)

제1노드에 기준 전류를 제공하는 기준전류원; 상기 제1노드와 제1전원 라인 사이에 연결되어 상기 기준 전류와 거의 동일한 제1 및 제2 및 제3노드에 제공하는 제1정전류원; 제2전원 라인과 제2노드사이에 연결되어 상기 제1정전류와 거의 동일한 제3정전류를 제4노드에 제공하는 제2정전류원; 상기 제4노드와 제1전원 라인 사이에 연결되고, 상기 제3노드와 제1전원 라인 사이의 전압을 바이어싱하는 전압 바이어스 수단을 구비하는 것을 특징으로 하는 전압 독립형 정전류원 회로A reference current source providing a reference current to the first node; A first constant current source connected between the first node and a first power supply line and provided to first, second, and third nodes that are substantially equal to the reference current; A second constant current source connected between a second power supply line and a second node to provide a third constant current to a fourth node, the third constant current being substantially equal to the first constant current; And voltage bias means connected between the fourth node and the first power line and biasing the voltage between the third node and the first power line. 제1항에 있어서, 상기 정전류원 회로는 상기 제4노드의 노드 전압에 응답하고, 상기 제3노드와 출력 노드사이에 연결된 출력 수단을 더 구비하는 것을 특징으로 하는 전원 전압 독립형 정전류원 회로.The power supply voltage independent constant current source circuit of claim 1, wherein the constant current source circuit further comprises output means responsive to the node voltage of the fourth node and connected between the third node and the output node. 제1항에 있어서, 상기 제1전원 라인은 접지 전압 라인이고, 상기 제2전원 라인은 구동 전압 라인인 것을 특징으로 하는 전원 전압 독립형 정전류인 회로.The circuit of claim 1, wherein the first power supply line is a ground voltage line, and the second power supply line is a driving voltage line. 제1항에 있어서, 상기 제1정전류원은 상기 제1노드와 상기 제1전원 라인 사이에 콜렉터 및 에미터가 연결되고, 제1노드에 베이스가 연결된 제1트랜지스터; 상기 제2노드(node2)와 제1전원 라인 사이에 콜렉터 및 에미터가 연결되고, 제1노드에 베이스가 연결된 제2트랜지스터; 및 상기 제3노드와 제1전원 라인 사이에 콜렉터 및 에미터가 연결된 제3트랜지스터를 구비한 것을 특징으로 하는 전원 전압 독립형 정전류원 회로.The semiconductor device of claim 1, wherein the first constant current source comprises: a first transistor connected between a collector and an emitter between the first node and the first power line, and a base connected to the first node; A second transistor having a collector and an emitter connected between the second node and a first power line, and a base connected to the first node; And a third transistor having a collector and an emitter connected between the third node and the first power line. 제1항에 있어서, 상기 전압 바이어싱 수단은 상기 제4노드와 상기 제1전원 라인 사이에 콜렉터 및 에미터가 연결되고, 베이스가 제3노드에 연결된 제4트랜지스터로 구성된 것을 특징으로 하는 전원 전압 독립형 정전류원 회로.The power supply voltage of claim 1, wherein the voltage biasing means comprises a fourth transistor connected between a collector and an emitter between the fourth node and the first power supply line, and a base connected to the third node. Standalone constant current source circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950036892A 1995-10-24 1995-10-24 Supply Voltage Independent Constant Current Source Circuit KR0164528B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950036892A KR0164528B1 (en) 1995-10-24 1995-10-24 Supply Voltage Independent Constant Current Source Circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950036892A KR0164528B1 (en) 1995-10-24 1995-10-24 Supply Voltage Independent Constant Current Source Circuit

Publications (2)

Publication Number Publication Date
KR970022633A true KR970022633A (en) 1997-05-30
KR0164528B1 KR0164528B1 (en) 1999-03-20

Family

ID=19431138

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950036892A KR0164528B1 (en) 1995-10-24 1995-10-24 Supply Voltage Independent Constant Current Source Circuit

Country Status (1)

Country Link
KR (1) KR0164528B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9329697B2 (en) 2012-06-15 2016-05-03 Apple Inc. Electronic device power protection circuitry

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100629619B1 (en) * 2005-08-23 2006-10-02 삼성전자주식회사 Reference current generating circuit, bias voltage generating circuit and bias circuit using them
WO2013188155A1 (en) * 2012-06-15 2013-12-19 Apple Inc. Electronic device power protection circuitry

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9329697B2 (en) 2012-06-15 2016-05-03 Apple Inc. Electronic device power protection circuitry

Also Published As

Publication number Publication date
KR0164528B1 (en) 1999-03-20

Similar Documents

Publication Publication Date Title
KR920003655A (en) Voltage reference circuit
KR930018345A (en) Constant voltage generator
KR940015786A (en) Analog Multiplier Operates at Low Supply Voltages
KR900013520A (en) BiCMOS reference network and reference voltage generation method
KR910015108A (en) Logarithmic Amplifier Circuit
KR930020833A (en) Heavy aerator
KR900015441A (en) Current amplifier
KR910010877A (en) ECL circuit
KR950034156A (en) Temperature detection circuit
KR970022633A (en) Supply Voltage Independent Constant Current Source Circuit
KR920001849A (en) Reference voltage source circuit
KR910005574A (en) Constant voltage circuit
KR850006988A (en) Push-pull amplifier
KR920005459A (en) Amplification circuit
KR850006989A (en) Darlington transistor device and push-pull amplifier using the same
KR920003629A (en) Bias Voltage Generator Circuit and Operational Amplifier
KR980006805A (en) Amplification circuit
KR910010860A (en) Output circuit
KR850008050A (en) Semiconductor integrated circuit device
KR910006819A (en) Current mirror
KR970077966A (en) Current bias circuit
KR970049215A (en) Temperature independent current source
KR970022632A (en) Constant current circuit
KR830009686A (en) Low Offset Phase Detector
JP2759226B2 (en) Reference voltage generation circuit

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19951024

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19951024

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19980612

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19980828

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19980912

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19980912

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20010807

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20020807

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20030808

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20040331

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20050802

Start annual number: 8

End annual number: 8

FPAY Annual fee payment

Payment date: 20060830

Year of fee payment: 9

PR1001 Payment of annual fee

Payment date: 20060830

Start annual number: 9

End annual number: 9

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20080809