Nothing Special   »   [go: up one dir, main page]

KR930016761U - Non-redundant clock pulse generation circuit - Google Patents

Non-redundant clock pulse generation circuit

Info

Publication number
KR930016761U
KR930016761U KR2019910022574U KR910022574U KR930016761U KR 930016761 U KR930016761 U KR 930016761U KR 2019910022574 U KR2019910022574 U KR 2019910022574U KR 910022574 U KR910022574 U KR 910022574U KR 930016761 U KR930016761 U KR 930016761U
Authority
KR
South Korea
Prior art keywords
generation circuit
clock pulse
pulse generation
redundant clock
redundant
Prior art date
Application number
KR2019910022574U
Other languages
Korean (ko)
Other versions
KR940005876Y1 (en
Inventor
정성욱
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019910022574U priority Critical patent/KR940005876Y1/en
Publication of KR930016761U publication Critical patent/KR930016761U/en
Application granted granted Critical
Publication of KR940005876Y1 publication Critical patent/KR940005876Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
KR2019910022574U 1991-12-17 1991-12-17 Non-superimposed clock pulse generating circuit KR940005876Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910022574U KR940005876Y1 (en) 1991-12-17 1991-12-17 Non-superimposed clock pulse generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910022574U KR940005876Y1 (en) 1991-12-17 1991-12-17 Non-superimposed clock pulse generating circuit

Publications (2)

Publication Number Publication Date
KR930016761U true KR930016761U (en) 1993-07-29
KR940005876Y1 KR940005876Y1 (en) 1994-08-26

Family

ID=19324486

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910022574U KR940005876Y1 (en) 1991-12-17 1991-12-17 Non-superimposed clock pulse generating circuit

Country Status (1)

Country Link
KR (1) KR940005876Y1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100548268B1 (en) * 1998-09-09 2006-05-12 엘지전자 주식회사 Vibration Reduction Compressor
KR100379334B1 (en) * 2000-09-15 2003-04-10 주식회사 하이닉스반도체 Clock generating circuit

Also Published As

Publication number Publication date
KR940005876Y1 (en) 1994-08-26

Similar Documents

Publication Publication Date Title
DE69033309D1 (en) Clock generation circuit
DE68924811D1 (en) Clock supply circuit.
DE3873727D1 (en) ELECTRONIC TOOTHBRUSH.
DE68927255D1 (en) Pulse generator circuit
DE68925984D1 (en) Clock pulse generators
KR930016761U (en) Non-redundant clock pulse generation circuit
DE69330730D1 (en) Waveform generation circuit
KR920015845U (en) Pulse generation circuit
KR920015855U (en) Non-overlapping clock pulse generation circuit
ITBO910461A1 (en) ELECTRONIC CLOCK
KR920018749U (en) Clock generation circuit
KR930016692U (en) Pulse generation circuit
KR920022288U (en) Pulse generation circuit
KR920006803U (en) Clock division circuit
KR920003156U (en) Programmable pulse generation circuit
KR950021781U (en) Single clock generation circuit
KR910021179U (en) Pulse generation circuit
KR920003540U (en) Clock signal generation circuit
KR920015851U (en) N division clock generation circuit
KR930015498U (en) Clock selection circuit
KR910013268U (en) Pseudo-control pulse generation circuit
KR930005789U (en) Time signal generation circuit
KR900010712A (en) Phase-variable vertical fixed pulse generation circuit
KR930016690U (en) Master clock generation circuit
KR890007579U (en) Sub-step pulse generation circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20040719

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee