Nothing Special   »   [go: up one dir, main page]

KR910013949A - Signal Interpolation Method and Circuit of Video Equipment - Google Patents

Signal Interpolation Method and Circuit of Video Equipment Download PDF

Info

Publication number
KR910013949A
KR910013949A KR1019890020079A KR890020079A KR910013949A KR 910013949 A KR910013949 A KR 910013949A KR 1019890020079 A KR1019890020079 A KR 1019890020079A KR 890020079 A KR890020079 A KR 890020079A KR 910013949 A KR910013949 A KR 910013949A
Authority
KR
South Korea
Prior art keywords
output
circuit
signal
delay circuit
delay
Prior art date
Application number
KR1019890020079A
Other languages
Korean (ko)
Inventor
윤종경
Original Assignee
강진구
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성전자 주식회사 filed Critical 강진구
Priority to KR1019890020079A priority Critical patent/KR910013949A/en
Publication of KR910013949A publication Critical patent/KR910013949A/en

Links

Landscapes

  • Television Signal Processing For Recording (AREA)

Abstract

내용 없음.No content.

Description

영상기기의 신호보간 방식 및 회로Signal Interpolation Method and Circuit of Video Equipment

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명에 따른 기록회로도,2 is a recording circuit diagram according to the present invention;

제3도는 본 발명에 따른 보간표시 예시도,3 is an exemplary diagram of interpolation display according to the present invention;

제4도는 본 발명에 따른 재생회로도.4 is a regeneration circuit diagram according to the present invention.

Claims (2)

비디오 기록재생기의 서브-나이키스트를 사용한 재생시 보간회로에 있어서, 재생헤드(13)로 부터 센싱한 신호를 증폭하는 전치증폭기(21)와, 상기 전치증폭기(21)의 출력신호를 629KHz가 통과되도륵 대역통과 필터링하는 대역통과 필터(22)와, 상기 전치증폭기(21)의 출력을 고역에서 통과 필터링하는 고역통과 필터(25)와, 상기 고역통과 필터(25)를 통과원 고주파를 FM으로 복조하는 FM복조기(26)와, 상기 FM복조기(26)의 출력 즉, 상기 프리엠퍼시스된 신호를 본래의 상태를 복귀하는 디엠퍼시스회로(27)와, 상기 디엠퍼시스회로 (27)의 1수평동기 신호간 지연하는 1H지연회로(31-32,35)와, 상기 1H지연회로(31,32)의 출력을 승산하는 승산기(28)와, 상기 1H지연회로(35)의 출력으로부터 동기를 분리하는 동기분리회로(37)와, 상기 1H지연회로(32)의 출력을 2H지연하는 지연회로(30)와, 상기 1H지연회로(35)의 출력 1H지연하는 1H지연회로(32)와, 상기 1H지연회로(32)의 출력과 지연회로(30)의 출력을 승산하는 승산기(33)와, 상기 승산기(28,33) 출력의 이득을 조절하는 스켈러(29,36)와, 상기 스켈러(29,36)와 지연회로(30), lH지연회로(32)의 출력을 가산하는 가산기(39)와, 상기 가산기(39)의 출력을 일정레벨에서 리미팅하는 리미터(40)와, 상기 리미터(40)의 출력레벨을 조정하는 레벨조정기(41)와, 상기 레벨조정기(41)의 출력과 동기분리회로(37)의 출력을 믹싱하는 믹서(38)와, 상기 대역통과 필터(22)의 출력을 처리하는 칼라처리 회로(23)와, 상기 칼라처리회로(23)의 칼라와 믹서(38)의 휘도를 믹싱하여 재생하는 Y/C믹서(24)로 구성됨을 특징으로 하는 회로.In a playback interpolation circuit using a sub-Nyquist of a video recorder, a preamplifier 21 for amplifying a signal sensed from the playhead 13 and a 629 KHz pass through an output signal of the preamplifier 21. A band pass filter 22 for backpass bandpass filtering, a high pass filter 25 for high pass filtering the output of the preamplifier 21, and a high pass filter 25 for the high pass filter The FM demodulator 26 to demodulate, a de-emphasis circuit 27 for returning the output of the FM demodulator 26, that is, the pre-emphasized signal to its original state, and one horizontal line of the de-emphasis circuit 27. Synchronization is separated from the outputs of the 1H delay circuits 31-32 and 35 that delay the synchronization signals, the multiplier 28 that multiplies the outputs of the 1H delay circuits 31 and 32, and the output of the 1H delay circuit 35. And a delay circuit 3 for delaying the output of the 1H delay circuit 32 by 2H. 0), a 1H delay circuit 32 for delaying the output of the 1H delay circuit 35, 1H, a multiplier 33 for multiplying the output of the 1H delay circuit 32 and the output of the delay circuit 30, Scalers 29 and 36 for adjusting the gain of the outputs of the multipliers 28 and 33, and adders for adding the outputs of the skeletons 29 and 36, the delay circuit 30, and the lH delay circuit 32. 39), a limiter 40 for limiting the output of the adder 39 at a constant level, a level adjuster 41 for adjusting the output level of the limiter 40, an output of the level adjuster 41, A mixer 38 for mixing the output of the synchronous separation circuit 37, a color processing circuit 23 for processing the output of the bandpass filter 22, and a color and mixer 38 for the color processing circuit 23. And a Y / C mixer 24 for mixing and reproducing the luminance of the < RTI ID = 0.0 > 영상기의 신호보간 방식에 있어서, 테이프로 부터 픽업된 신호로부터 칼라와 휘도를 분리하여 휘도신호를 FM복조후 디엠퍼시스하고. 상기 디엠퍼시스된 출력의 지연을 달리하여 인접신호의 변화분을 검출하며, 상기 변화분검출값과 상기 지연된 신호를 가산하고, 상기 가산값에서 흑레벨을 컷팅하여 레벨을 조정하며, 상기 칼라와 조정된 레벨을 믹싱하여 재생신호를 얻어내도록 함을 특징으로 하는 방식.In the signal interpolation method of the imager, color and luminance are separated from the signal picked up from the tape, and the luminance signal is de-emphasized after FM demodulation. By varying the delay of the de-emphasized output, the change of the adjacent signal is detected, the change detection value and the delayed signal are added, the black level is cut from the addition to adjust the level, and the color is adjusted. And a reproduction signal is obtained by mixing the levels. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890020079A 1989-12-29 1989-12-29 Signal Interpolation Method and Circuit of Video Equipment KR910013949A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890020079A KR910013949A (en) 1989-12-29 1989-12-29 Signal Interpolation Method and Circuit of Video Equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890020079A KR910013949A (en) 1989-12-29 1989-12-29 Signal Interpolation Method and Circuit of Video Equipment

Publications (1)

Publication Number Publication Date
KR910013949A true KR910013949A (en) 1991-08-08

Family

ID=67662364

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890020079A KR910013949A (en) 1989-12-29 1989-12-29 Signal Interpolation Method and Circuit of Video Equipment

Country Status (1)

Country Link
KR (1) KR910013949A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100230258B1 (en) * 1996-08-09 1999-11-15 윤종용 Video signal copy apparatus to improve delay time of filter and white/black trigger

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100230258B1 (en) * 1996-08-09 1999-11-15 윤종용 Video signal copy apparatus to improve delay time of filter and white/black trigger

Similar Documents

Publication Publication Date Title
JPH0419886Y2 (en)
JPH0154915B2 (en)
KR840000857A (en) Signal Playback Circuit of Video Tape Recorder
JPH0777453B2 (en) Video signal processing circuit
JPH0130352B2 (en)
KR910013949A (en) Signal Interpolation Method and Circuit of Video Equipment
JPH0779456B2 (en) Magnetic recording / reproducing device
US5982975A (en) Video signal copying apparatus
US5396372A (en) Audio signal recording and reproducing apparatus
JPS634753B2 (en)
JPS6347030B2 (en)
JPH051189Y2 (en)
EP0462746B1 (en) Automatic reproducing system of a VCR
JPH0526868Y2 (en)
JPS6214781Y2 (en)
EP0189055A3 (en) Television synchronizing signal processing circuit
JPH0434627Y2 (en)
JPS57212883A (en) Noise reduction circuit
JP3101374B2 (en) Video signal recording device
JPS5938791Y2 (en) Video signal reproducing device
JPS6144300Y2 (en)
JP3048884B2 (en) VTR video signal reproduction circuit
JPS59104888A (en) Recording and reproducing system of television signal
JP3226112B2 (en) Magnetic playback device
JPS6378690A (en) Video signal processor

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19891229

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19891229

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19920724

Patent event code: PE09021S01D

PC1902 Submission of document of abandonment before decision of registration
SUBM Surrender of laid-open application requested