KR20030032242A - Method for manufacturing liquid crystal display device - Google Patents
Method for manufacturing liquid crystal display device Download PDFInfo
- Publication number
- KR20030032242A KR20030032242A KR1020010063923A KR20010063923A KR20030032242A KR 20030032242 A KR20030032242 A KR 20030032242A KR 1020010063923 A KR1020010063923 A KR 1020010063923A KR 20010063923 A KR20010063923 A KR 20010063923A KR 20030032242 A KR20030032242 A KR 20030032242A
- Authority
- KR
- South Korea
- Prior art keywords
- layer
- liquid crystal
- crystal display
- substrate
- insulating film
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/13439—Electrodes characterised by their electrical, optical, physical properties; materials therefor; method of making
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136231—Active matrix addressed cells for reducing the number of lithographic steps
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
Abstract
Description
본 발명은 액정표시소자의 제조방법에 관한 것으로, 특히 게이트 메탈을 사용치 않으며 별도의 마스크 공정 없이 투명 공통전극을 형성하여 개구율을 향상시킬 수 있는 액정표시소자의 제조방법에 관한 것이다.The present invention relates to a method of manufacturing a liquid crystal display device, and more particularly, to a method of manufacturing a liquid crystal display device which can improve aperture ratio by forming a transparent common electrode without using a gate metal and without a separate mask process.
일반적으로, 액정표시장치(LCD)는 대화면화, 고개구율화, 고정세화, 박형 경량화 및 저소비전력 특성 등을 가지고 있어 기존의 음극선관(CRT)을 대신하여 노트북 컴퓨터 화면, 텔레비전 수상기를 비롯한 각종의 비디오기기 등에 그 활용 범위가 확대되도 있다.In general, a liquid crystal display (LCD) has a large screen, high aperture ratio, high definition, thin weight, low power consumption, and so on, and replaces a conventional cathode ray tube (CRT). The range of applications of such devices is also expanding.
이러한 액정표시장치를 제조하는데 있어서는, 도 1에 도시된 바와 같이, 기판(10)상에 게이트(12), 게이트 절연막(14), 활성층(16), 식각저지층(18), 소오스/드레인(20a)(20b), 화소전극(22) 및 보호막(24)을 순차도 형성한다. 이때, 각 층은 증착공정, 마스크공정, 에칭공정의 반복으로 형성한다.In manufacturing such a liquid crystal display device, as shown in FIG. 1, the gate 12, the gate insulating layer 14, the active layer 16, the etch stop layer 18, and the source / drain ( 20a, 20b, the pixel electrode 22, and the protective film 24 are also formed sequentially. At this time, each layer is formed by repeating a deposition process, a mask process, and an etching process.
이러한 구조에 있어서는 스토리지 캐패시턴스를 고려하여, 도 2a에 도시된 바와 같이, 게이트(12)를 크게 형성하여 상부의 화소전극(22)과 오버랩하는 구조가 가능하다. 또한, 도 2b에 도시된 바와 같이, 게이트(12) 메탈을 이용하여 별도의 공통라인(13)을 형성하는 구조가 가능하다.In this structure, in consideration of storage capacitance, as shown in FIG. 2A, a structure in which the gate 12 is formed large and overlaps the upper pixel electrode 22 is possible. In addition, as shown in FIG. 2B, a structure in which a separate common line 13 is formed using the gate 12 metal is possible.
그러나, 종래 기술에 따른 액정표시장치에 있어서는 다음과 같은 문제점이 있다.However, the liquid crystal display according to the prior art has the following problems.
종래 기술에 있어서는, 게이트 라인, 데이터 라인 및 박막트랜지스터부는 화소개구부의 일정면적을 차지하고 있기 때문에 개구율의 감소는 불가피하다. 또한,스토리지 커패시턴스를 증가하기 위한 게이트 라인의 선폭 증가 및 공통라인의 별도 형성은 개구율 감소의 또다른 요인이 되고 있다.In the prior art, since the gate line, the data line, and the thin film transistor portion occupy a certain area of the pixel opening portion, the reduction of the aperture ratio is inevitable. In addition, increasing the line width of the gate line and increasing the formation of the common line to increase the storage capacitance is another factor of decreasing the aperture ratio.
즉, 스토리지 캐패시턴스의 마진확보는 개구율과 트레이드 오프(Trade Off) 관계에 있기 때문에 개구율 확보가 용이하지 않아 화질향상에 문제점이 있었다.In other words, the margin of storage capacitance is traded off with the aperture ratio, so it is not easy to secure the aperture ratio, thereby improving image quality.
이에, 본 발명은 상기 종래 기술의 문제점을 해결학 위하여 안출된 것으로, 본 발명의 목적은 게이트 메탈을 사용치 않고 또한 별도의 마스크 추가 없이 공통라인을 형성하므로써 개구율을 확보할 수 있는 액정표시장치의 제조방법을 제공함에 있다.Accordingly, the present invention has been made to solve the problems of the prior art, an object of the present invention is to provide a liquid crystal display device which can secure the aperture ratio by forming a common line without using a gate metal and without adding a separate mask. To provide a manufacturing method.
도 1은 종래 기술에 따른 액정표시장치의 제조방법을 설명하기 위한 단면도.1 is a cross-sectional view illustrating a method of manufacturing a liquid crystal display device according to the prior art.
도 2a 및 2b는 종래 기술에 따른 액정표시장치의 제조방법을 설명하기 위한 평면도.2A and 2B are plan views illustrating a method of manufacturing a liquid crystal display device according to the related art.
도 3a 내지 3f는 본 발명에 따른 액정표시장치의 제조방법을 설명하기 위한 공정별 단면도.3A to 3F are cross-sectional views of processes for explaining a method of manufacturing a liquid crystal display device according to the present invention.
* 도면의 주요부분에 대한 부호의 설명 *Explanation of symbols on the main parts of the drawings
100: 기판120: 게이트100: substrate 120: gate
130: 투명층130b: 공통라인130: transparent layer 130b: common line
140: 절연막150: 콘택홀140: insulating film 150: contact hole
160: 활성층180: 식각저지층160: active layer 180: etch stop layer
190: 포토레지스트200a,200b: 소오스/드레인190: photoresist 200a, 200b: source / drain
220: 화소전극240: 보호막220: pixel electrode 240: protective film
상기 목적을 달성하기 위한 본 발명에 따른 액정표시장치의 제조방법은, 기판상에 게이트를 형성한 후, 상기 게이트를 포함한 기판 전면상에 투명층 및 절연막을 순차로 형성하는 단계; 상기 게이트 상부의 절연막상에 활성층을 형성한 후, 상기 활성층상에 식각저지층을 형성하는 단계; 상기 절연막 및 투명층을 선택적으로 제거하여 콘택홀과 공통라인을 형성하는 단계; 및 상기 기판상에 소오스/드레인, 화소전극 및 보호막을 순차로 형성하는 단계로 구성되는 것을 특징으로 한다.According to an aspect of the present invention, there is provided a method of manufacturing a liquid crystal display device, the method comprising: sequentially forming a transparent layer and an insulating film on an entire surface of a substrate including the gate after forming a gate on the substrate; Forming an etch stop layer on the active layer after forming an active layer on the insulating layer over the gate; Selectively removing the insulating layer and the transparent layer to form a contact hole and a common line; And sequentially forming a source / drain, a pixel electrode, and a protective film on the substrate.
이하, 본 발명에 따른 액정표시장치의 제조방법을 첨부한 도면을 참조하여 상세히 설명한다.Hereinafter, a method of manufacturing a liquid crystal display according to the present invention will be described in detail with reference to the accompanying drawings.
도 3a 내지 3d는 본 발명에 따른 액정표시장치의 제조방법을 설명하기 위한 공정별 단면도이다.3A to 3D are cross-sectional views illustrating processes for manufacturing a liquid crystal display device according to the present invention.
본 발명에 따른 액정표시장치의 제조방법은, 도 3a에 도시된 바와 같이, 먼저 유리와 같은 절연성 투명체로 구성된 기판(100)상에 전기전도성이 우수한 도체를 증착한 다음, 이를 선택적으로 제거하여 게이트(120)를 형성한다.In the method of manufacturing a liquid crystal display according to the present invention, as shown in FIG. 3A, a conductor having excellent electrical conductivity is first deposited on a substrate 100 formed of an insulating transparent body such as glass, and then selectively removed to form a gate. Form 120.
이어, 상기 게이트(120)가 형성된 기판(100) 전면상에 투명층(130), 예를 들어, 인듐주석산화물(ITO)을 증착한 다음, 상기 투명층(130) 전면상에 산화물로써 절연막(140)을 형성한다.Subsequently, a transparent layer 130, for example, indium tin oxide (ITO) is deposited on the entire surface of the substrate 100 on which the gate 120 is formed, and then the insulating layer 140 is formed as an oxide on the entire surface of the transparent layer 130. To form.
그 다음, 도 3b에 도시된 바와 같이, 상기 게이트(120) 상부에 해당하는 상기 절연막(140)상에 반도체, 예를 들어, 비정질 실리콘을 증착한 다음, 상기 비정질 실리콘층을 선택적으로 제거하여 활성층(160)을 형성한다. 상기 활성층(160)은 구체적으로 적어도 저항층과 채널층으로 구성된 2중 복합층으로 형성되어 있다. 계속하여, 후술하는 소오스/드레인(200a)(200b) 형성시 발생할 수 있는 상기 활성층(160) 표면의 식각을 방지하기 위하여 상기 활성층(160) 상면에 식각저지층(180)을 형성한다.Next, as shown in FIG. 3B, a semiconductor, for example, amorphous silicon is deposited on the insulating layer 140 corresponding to the gate 120, and then the amorphous silicon layer is selectively removed to form an active layer. To form 160. The active layer 160 is specifically formed of a double composite layer composed of at least a resistance layer and a channel layer. Subsequently, an etch stop layer 180 is formed on the top surface of the active layer 160 to prevent etching of the surface of the active layer 160 that may occur when forming the source / drain 200a and 200b to be described later.
이어, 도 3c 및 3d에 도시된 바와 같이, 상기 산화막(140) 및 투명층(130)을 제1 및 제2식각단계로써 선택적으로 제거하여 콘택홀(150) 및 공통라인(130b)을 형성한다.3C and 3D, the oxide layer 140 and the transparent layer 130 are selectively removed by the first and second etching steps to form the contact hole 150 and the common line 130b.
구체적으로, 도 3c에 도시된 바와 같이, 상기 산화막(140)의 일정한 부위, 즉 후술하는 공통라인(130b)이 형성될 영역의 상기 산화막(140) 상면에 포토레지스트를 도포한 다음, 상기 포토레지스트를 일정모양으로 패터닝한다. 이렇게 일정모양으로 패터닝된 포토레지스트(190)을 마스크로 상기 산화막(140)을 제1식각단계로 선택적으로 제거하여 박막트랜지스터 형성영역의 절연막(140a)과 후술하는 공통라인(130b) 형성영역의 절연막(140b)으로 구분한다.Specifically, as shown in FIG. 3C, a photoresist is applied to a predetermined portion of the oxide film 140, that is, an upper surface of the oxide film 140 in a region where a common line 130b to be described later will be formed, and then the photoresist. Pattern to. The oxide layer 140 is selectively removed in the first etching step using the photoresist 190 patterned in a predetermined shape as a mask to form an insulating layer 140a of the thin film transistor forming region and an insulating layer of the common line 130b forming region, which will be described later. (140b).
상기 박막트랜지스터 형성영역의 절연막(140a)은 게이트 절연막 역할을 하게되며, 그 외의 절연막(140b)은 후술하는 공통라인(130b)과 화소전극(220)을 절연시키는 역할을 담당한다.The insulating layer 140a of the thin film transistor forming region serves as a gate insulating layer, and the other insulating layer 140b serves to insulate the common line 130b and the pixel electrode 220 which will be described later.
그 다음, 상기 패터닝된 절연막(140b)을 마스크로 상기 투명층(130)을 제2식각단계로 선택적으로 제거하여 박막트랜지스터 형성영역상의 투명층(130a)과 공통라인(130b)을 형성한다. 이때, 상기 공통라인(130b)의 형성에 필요한 마스크 역할을 하는 상기 절연막(140b)의 폭을 적당히 조절하면 상기 공통라인(130b)의 폭도 조절할 수 있다. 그러면, 상기 공통라인(130b)과 후술하는 화소전극(220)간에 형성되는 캐패시턴스를 임의로 변동시킬 수 있게 된다.Next, the transparent layer 130 is selectively removed in the second etching step using the patterned insulating layer 140b as a mask to form the transparent layer 130a and the common line 130b on the thin film transistor forming region. In this case, when the width of the insulating layer 140b that serves as a mask required for forming the common line 130b is appropriately adjusted, the width of the common line 130b may also be adjusted. Then, the capacitance formed between the common line 130b and the pixel electrode 220 to be described later can be arbitrarily changed.
한편, 상기한 제1 및 제2식각단계로써, 도 3d에 도시된 바와 같이, 상기 기판(100)상에는 1회의 포토레지스 공정으로 콘택홀(150)과 투명층으로 형성된 공통라인(130b)이 형성된다.Meanwhile, as shown in FIG. 3D, the common line 130b formed of the contact hole 150 and the transparent layer is formed on the substrate 100 by the first photoresist process as shown in FIG. 3D. .
그런다음, 도 3e에 도시된 바와 같이, 상기 활성층(160)상에 소오스/드레인(200a)(200b)과, 상기 소오스/드레인(200a)(200b)과 콘택되는 화소전극(220)을 형성한다. 상기 화소전극(220)의 경우도 투명체인 인듐주석산화물(ITO)로 형성하는 것이 개구율 및 투과율 측면에서 유리하다.3E, a source / drain 200a and 200b and a pixel electrode 220 in contact with the source / drain 200a and 200b are formed on the active layer 160. . In the case of the pixel electrode 220, it is advantageous to form indium tin oxide (ITO), which is a transparent material, in view of the aperture ratio and the transmittance.
이어서, 도 3e에 도시된 바와 같이, 상기 소오스/드레인(200a)(200b) 및 상기 화소전극(220) 일부를 도포하는 보호막(240)을 형성한다.Subsequently, as illustrated in FIG. 3E, a passivation layer 240 is formed to apply the source / drain 200a and 200b and a portion of the pixel electrode 220.
이후, 예정된 후속공정을 진행하여 액정표시장치를 완성한다.Thereafter, a predetermined subsequent process is performed to complete the liquid crystal display device.
본 발명의 원리와 정신에 위배되지 않는 범위에서 여러 실시예는 당해 발명이 속하는 기술분야에서 통상의 지식을 가진 자에게 자명할 뿐만 아니라 용이하게 실시할 수 있다.Various embodiments can be easily implemented as well as self-explanatory to those skilled in the art without departing from the principles and spirit of the present invention.
따라서, 본원에 첨부된 특허청구범위는 이미 상술된 것에 한정되지 않으며, 하기 특허청구범위는 당해 발명에 내재되어 있는 특허성 있는 신규한 모든 사항을 포함하며, 아울러 당해 발명이 속하는 기술분야에서 통상의 지식을 가진 자에 의해서 균등하게 처리되는 모든 특징을 포함한다.Accordingly, the claims appended hereto are not limited to those already described above, and the following claims are intended to cover all of the novel and patented matters inherent in the invention, and are also common in the art to which the invention pertains. Includes all features that are processed evenly by the knowledgeable.
이상에서 설명한 바와 같이, 본 발명에 따른 액정표시장치에 있어서는 다음과 같은 효과가 있다.As described above, the liquid crystal display according to the present invention has the following effects.
본 발명에 있어서는, 개구율 차단이 없는 투명전극을 공통라인으로 사용하고, 공통라인 형성을 위한 마스크는 기존의 층 형성에 사용하던 마스크를 사용하므로써 마스크 추가에 따른 원가상승이 없다.In the present invention, the transparent electrode without the opening ratio blocking is used as a common line, and the mask for forming the common line does not have a cost increase due to the addition of the mask by using a mask used for forming a conventional layer.
또한, 개구율 감소없이 스토리지 캐패시턴스를 충분히 확보할 수 있어 보다 향상된 화질을 구현할 수 있는 효과가 있다.In addition, since the storage capacitance can be sufficiently secured without reducing the aperture ratio, it is possible to realize more improved image quality.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010063923A KR20030032242A (en) | 2001-10-17 | 2001-10-17 | Method for manufacturing liquid crystal display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020010063923A KR20030032242A (en) | 2001-10-17 | 2001-10-17 | Method for manufacturing liquid crystal display device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20030032242A true KR20030032242A (en) | 2003-04-26 |
Family
ID=29564994
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020010063923A KR20030032242A (en) | 2001-10-17 | 2001-10-17 | Method for manufacturing liquid crystal display device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20030032242A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7947539B2 (en) | 2006-04-24 | 2011-05-24 | Samsung Electronics Co., Ltd. | Thin film transistor array panel for a display device and a method of manufacturing the same |
KR20130003797A (en) * | 2011-07-01 | 2013-01-09 | 엘지디스플레이 주식회사 | Liquid crystal display device and manufacturing method the same |
-
2001
- 2001-10-17 KR KR1020010063923A patent/KR20030032242A/en not_active Application Discontinuation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7947539B2 (en) | 2006-04-24 | 2011-05-24 | Samsung Electronics Co., Ltd. | Thin film transistor array panel for a display device and a method of manufacturing the same |
KR20130003797A (en) * | 2011-07-01 | 2013-01-09 | 엘지디스플레이 주식회사 | Liquid crystal display device and manufacturing method the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8497147B2 (en) | Array substrate and method of fabricating the same | |
US20010040649A1 (en) | Manufacturing method of a liquid crystal display | |
CN109494257B (en) | Thin film transistor, manufacturing method thereof, array substrate and display device | |
US9276014B2 (en) | Array substrate and method of fabricating the same, and liquid crystal display device | |
KR102318054B1 (en) | TFT substrate and manufacturing method thereof | |
WO2017140058A1 (en) | Array substrate, manufacturing method therefor, display panel and display apparatus | |
KR100653467B1 (en) | Method for manufacturing tft-lcd | |
EP3185287A1 (en) | Array substrate and manufacturing method thereof, and display device | |
CN114089571B (en) | Array substrate, manufacturing method and display panel | |
JPH08236775A (en) | Film transistor, and its manufacture | |
CN111679517A (en) | Display panel, manufacturing method thereof and display device | |
WO2023272503A1 (en) | Thin film transistor, preparation method therefor, display substrate, and display apparatus | |
US11894386B2 (en) | Array substrate, manufacturing method thereof, and display panel | |
US6440783B2 (en) | Method for fabricating a thin film transistor display | |
US20190043897A1 (en) | Method for fabricating array substrate, array substrate and display device | |
CN108511457B (en) | TFT pixel structure, array substrate, manufacturing method of array substrate and display device | |
KR100764273B1 (en) | Method for maunufacturing thin film transistor | |
KR100303348B1 (en) | Data line formation method of liquid crystal display device | |
KR100527086B1 (en) | Method for manufacturing liquid crystal display device | |
KR20030032242A (en) | Method for manufacturing liquid crystal display device | |
KR100837884B1 (en) | method for fabricating Liquid Crystal Display device | |
KR101002470B1 (en) | Method for manufacturing lcd | |
US6842201B2 (en) | Active matrix substrate for a liquid crystal display and method of forming the same | |
KR100599958B1 (en) | Method of manufacturing lcd having high aperture ratio and high transmittance | |
KR100242946B1 (en) | Thin-flim transistor and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
WITN | Withdrawal due to no request for examination |