KR101840536B1 - Apparatus and method of processing an envelope signal - Google Patents
Apparatus and method of processing an envelope signal Download PDFInfo
- Publication number
- KR101840536B1 KR101840536B1 KR1020160031810A KR20160031810A KR101840536B1 KR 101840536 B1 KR101840536 B1 KR 101840536B1 KR 1020160031810 A KR1020160031810 A KR 1020160031810A KR 20160031810 A KR20160031810 A KR 20160031810A KR 101840536 B1 KR101840536 B1 KR 101840536B1
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- envelope
- envelope signal
- input
- gain control
- Prior art date
Links
- 238000012545 processing Methods 0.000 title claims abstract description 34
- 238000000034 method Methods 0.000 title claims description 26
- 230000003321 amplification Effects 0.000 claims abstract description 19
- 238000003199 nucleic acid amplification method Methods 0.000 claims abstract description 19
- 238000004364 calculation method Methods 0.000 claims description 27
- 239000003990 capacitor Substances 0.000 claims description 9
- 230000004044 response Effects 0.000 claims description 4
- 230000005669 field effect Effects 0.000 claims description 3
- 229910044991 metal oxide Inorganic materials 0.000 claims description 3
- 150000004706 metal oxides Chemical class 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 3
- 230000003111 delayed effect Effects 0.000 claims 1
- 238000004891 communication Methods 0.000 description 12
- 238000010586 diagram Methods 0.000 description 10
- 230000000694 effects Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000014509 gene expression Effects 0.000 description 2
- 239000000779 smoke Substances 0.000 description 2
- 238000004590 computer program Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
- H03F1/0216—Continuous control
- H03F1/0222—Continuous control by using a signal derived from the input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
- H03F1/0244—Stepped control
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/411—Indexing scheme relating to amplifiers the output amplifying stage of an amplifier comprising two power stages
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
There is provided a signal processing apparatus for determining an amplification gain applied to an envelope signal according to a difference value between an input signal and an output signal of a power amplifier. The signal processing apparatus includes a calculator for calculating a difference value between magnitudes of amplitudes between an input signal and an output signal of the power amplifier to generate a gain control signal and an envelope signal of the input signal according to the gain control signal, And an amplification unit for adjusting a magnitude of the envelope signal.
Description
To envelope signal processing apparatus and methods, and more particularly to envelope signal processing apparatus and methods associated with power amplifiers including envelope tracking modulators.
Standard techniques for next generation wireless communication systems such as Long Term Evolution (LTE), Worldwide Interoperability for Microwave Access (WiMAX), and Wireless Broadband Internet (WiBro) are defined based on OFDM (Orthogonal Frequency Division Multiplexing). However, the OFDM-based transmitter exhibits a high peak to average power ratio (PAPR) characteristic, and the power amplifier can not operate efficiently.
Various methods such as Doherty amplifiers, Envelope Elimination and Restoration (EER) amplifiers, and Envelope Tracking (ET) amplifiers are being studied to increase the efficiency of power amplifiers.
In the case of the envelope tracking amplifier, a power amplifier similar to the envelope of the input signal of the power amplifier is input to the power amplifier, and the power amplifier is always operated in the saturation region. However, there is a limit to be improved in that there is a need to adjust the synchronization between the signal generator for the input signal of the power amplifier and the envelope tracking modulator, and the synchronization between the power amplifier and the input signal of the power amplifier do.
According to one aspect, there is provided a signal processing apparatus for determining an amplification gain applied to an envelope signal according to a difference value between an input signal and an output signal of a power amplifier. The signal processing apparatus includes a calculator for calculating a difference value between magnitudes of amplitudes between an input signal and an output signal of the power amplifier to generate a gain control signal and an envelope signal of the input signal according to the gain control signal, And an amplification unit for adjusting a magnitude of the envelope signal.
According to an embodiment, the calculation unit may calculate a difference value between amplitude magnitudes of the envelope signal of the output signal and the envelope signal of the input signal. In addition, the calculator may calculate a time interval at which the difference value is equal to or greater than a predetermined threshold value, and generate the gain control signal corresponding to the time interval.
According to another embodiment, the calculating unit may generate the gain control signal corresponding to the magnitude of the difference value, and the amplifying unit may determine the magnitude of the gain according to the gain control signal.
According to another embodiment, the calculating unit generates the gain control signal based on a change in the difference value with time, and the amplifying unit changes the gain based on a change in the gain control signal with respect to time .
According to another embodiment, the signal processing apparatus may further include a group delay compensation unit compensating a positive group delay generated in the envelope signal by the calculation unit and the amplification unit. In addition, the group delay compensator may generate a negative group delay in the envelope signal, the size of which is determined according to the slope of the phase response corresponding to the frequency of each of the calculation unit and the amplification unit.
According to another embodiment, the signal processing apparatus may further include an envelope modulator receiving the adjusted envelope signal and amplifying the power of the adjusted envelope signal so that the power amplifier operates in a linear region. In addition, the envelope modulator may output the amplified envelope signal to the power unit of the power amplifier.
According to another aspect, there is provided a signal processing apparatus for adjusting the magnitude of an envelope signal according to a gain control signal. The signal processing apparatus includes a transistor receiving an envelope signal; And a gain controller electrically connected to at least one node of the transistor and adjusting a magnitude of the envelope signal according to an input gain control signal. In addition, the gain control signal may be determined according to a difference value between an input signal and an output signal of the power amplifier using the envelope signal.
According to an embodiment, the gain control unit may include a variable resistor whose impedance is determined according to the gain control signal. In addition, the gain control unit may adjust the magnitude of the envelope signal based on the output resistance of the output terminal of the transistor and the magnitude of the variable resistor. The gain control unit may include the variable resistor implemented using a metal oxide semiconductor field effect transistor (MOSFET) transistor. In addition, the transistor may receive the envelope signal using either a differential input circuit or a single-ended circuit.
According to another aspect, there is provided a signal processing apparatus for generating a negative group delay in an envelope signal. The signal processing apparatus includes a determination unit that determines a frequency at which a negative group delay is generated in the envelope signal that is input, and a determination unit that is electrically connected to the determination unit and generates the negative group delay in the envelope signal at the determined frequency, And outputting it to a modulator. In addition, the input envelope signal may be amplified according to a difference value between an input signal and an output signal of the power amplifier.
According to one embodiment, the local delay includes an operational amplifier for generating the negative group delay, and the determination unit includes at least one resistor connected in parallel between the node to which the envelope signal is input and the inverting input node of the operational amplifier. And at least one capacitor. In addition, the local delay may determine the frequency of the envelope signal in which the negative group delay is generated according to the connection relationship of the at least one resistor and the capacitor included in the determination unit.
According to another embodiment, the local delay may include an operational amplifier for generating the negative group delay, and the determination unit may include a node for outputting the envelope signal in which the negative group delay is generated, And at least one resistor connected between the nodes.
FIGS. 1A, 1B, 1C and 1D are diagrams for explaining the operation of the calculation unit according to an embodiment.
2 is an exemplary diagram illustrating the operation of the signal processing apparatus according to one embodiment.
3 is an exemplary diagram illustrating the operation of the power amplifier according to one embodiment.
4 is a circuit diagram of an amplification unit according to an embodiment.
5 is a circuit diagram of a group delay compensator according to an embodiment.
Specific structural or functional descriptions of embodiments are set forth for illustration purposes only and may be embodied with various changes and modifications. Accordingly, the embodiments are not intended to be limited to the specific forms disclosed, and the scope of the disclosure includes changes, equivalents, or alternatives included in the technical idea.
The terms first or second, etc. may be used to describe various elements, but such terms should be interpreted solely for the purpose of distinguishing one element from another. For example, the first component may be referred to as a second component, and similarly, the second component may also be referred to as a first component.
It is to be understood that when an element is referred to as being "connected" to another element, it may be directly connected or connected to the other element, although other elements may be present in between.
The singular expressions include plural expressions unless the context clearly dictates otherwise. In this specification, the terms "comprises ", or" having ", and the like, are used to specify one or more of the described features, numbers, steps, operations, elements, But do not preclude the presence or addition of steps, operations, elements, parts, or combinations thereof.
Unless otherwise defined, all terms used herein, including technical or scientific terms, have the same meaning as commonly understood by one of ordinary skill in the art. Terms such as those defined in commonly used dictionaries are to be interpreted as having a meaning consistent with the meaning of the context in the relevant art and, unless explicitly defined herein, are to be interpreted as ideal or overly formal Do not.
FIGS. 1A, 1B, 1C and 1D are diagrams for explaining the operation of the calculation unit according to an embodiment.
Referring to FIG. 1A, a
1B, 1C and 1D, graphs of a
Referring to FIG. 1B, the amplitude of the
Referring to FIG. 1C, the amplitude of the
Referring to FIG. 1D, an
2 is an exemplary diagram illustrating the operation of the signal processing apparatus according to one embodiment.
2, the
The
The
The group
The
The
The
In addition, the
According to another embodiment, the
According to another embodiment, the
The envelope modulator 240 according to the present embodiment adjusts the envelope signal using the input signal and the output signal of the
In addition, the
3 is an exemplary diagram illustrating the operation of the power amplifier according to one embodiment.
Referring to FIG. 3, a
The transistors constituting the
Accordingly, the envelope signal amplified in the magnitude of the amplitude of the communication signal input to the
4 is a circuit diagram of an amplification unit according to an embodiment.
Referring to FIG. 4, the
R o represents the impedance of the
The
According to another embodiment, the variable resistor 620 may be implemented using additional metal oxide semiconductor field effect transistor (MOSFET) transistors. Illustratively, the MOSFET transistor has a structure in which the output resistance is determined according to the magnitude of an input gain control signal, and the impedance of the output resistor can be used as R S.
In the present embodiment, an embodiment is described in which the input terminal and the output terminal of the
5 is a circuit diagram of a group delay compensator according to an embodiment.
5, the
The
The relationship between the signal passing through the input terminal and the output terminal of the
The gain of the group delay compensator 500 according to the present embodiment is
An embodiment in which the input terminal and the output terminal of the
The embodiments described above may be implemented in hardware components, software components, and / or a combination of hardware components and software components. For example, the devices, methods, and components described in the embodiments may be implemented within a computer system, such as, for example, a processor, a controller, an arithmetic logic unit (ALU), a digital signal processor, such as an array, a programmable logic unit (PLU), a microprocessor, or any other device capable of executing and responding to instructions. The processing device may execute an operating system (OS) and one or more software applications running on the operating system. The processing device may also access, store, manipulate, process, and generate data in response to execution of the software. For ease of understanding, the processing apparatus may be described as being used singly, but those skilled in the art will recognize that the processing apparatus may have a plurality of processing elements and / As shown in FIG. For example, the processing unit may comprise a plurality of processors or one processor and one controller. Other processing configurations are also possible, such as a parallel processor.
The software may include a computer program, code, instructions, or a combination of one or more of the foregoing, and may be configured to configure the processing device to operate as desired or to process it collectively or collectively Device can be commanded. The software and / or data may be in the form of any type of machine, component, physical device, virtual equipment, computer storage media, or device , Or may be permanently or temporarily embodied in a transmitted signal wave. The software may be distributed over a networked computer system and stored or executed in a distributed manner. The software and data may be stored on one or more computer readable recording media.
The method according to an embodiment may be implemented in the form of a program command that can be executed through various computer means and recorded in a computer-readable medium. The computer-readable medium may include program instructions, data files, data structures, and the like, alone or in combination. The program instructions to be recorded on the medium may be those specially designed and configured for the embodiments or may be available to those skilled in the art of computer software. Examples of computer-readable media include magnetic media such as hard disks, floppy disks, and magnetic tape; optical media such as CD-ROMs and DVDs; magnetic media such as floppy disks; Magneto-optical media, and hardware devices specifically configured to store and execute program instructions such as ROM, RAM, flash memory, and the like. Examples of program instructions include machine language code such as those produced by a compiler, as well as high-level language code that can be executed by a computer using an interpreter or the like. The hardware devices described above may be configured to operate as one or more software modules to perform the operations of the embodiments, and vice versa.
Although the embodiments have been described with reference to the drawings, various technical modifications and variations may be applied to those skilled in the art. For example, it is to be understood that the techniques described may be performed in a different order than the described methods, and / or that components of the described systems, structures, devices, circuits, Lt; / RTI > or equivalents, even if it is replaced or replaced.
Claims (18)
A gain control unit for determining a gain applied to an envelope signal of the input signal according to the input gain control signal and adjusting an amplitude of the envelope signal,
Lt; / RTI >
Wherein the calculation unit calculates a time interval at which a difference value between amplitude magnitudes of the envelope signal of the output signal and the envelope signal of the input signal becomes equal to or greater than a predetermined threshold value and generates the gain control signal during the time interval.
Wherein the calculation unit calculates a difference value between amplitude magnitudes of the envelope signal of the output signal and the envelope signal of the input signal.
Wherein the calculating unit generates the gain control signal corresponding to the magnitude of the difference value, and the amplifying unit determines the magnitude of the gain according to the gain control signal.
Wherein the calculating unit generates the gain control signal based on a change in the difference value with time, and the amplifying unit changes the gain based on a change in the gain control signal over time.
And a group delay compensating unit compensating a positive group delay generated in the envelope signal by the amplifying unit,
And a signal processing unit.
Wherein the group delay compensator generates a negative group delay in the envelope signal whose magnitude is determined according to the slope of the phase response corresponding to the frequency of the amplification unit.
An envelope modulator that receives the adjusted envelope signal and amplifies the power of the adjusted envelope signal such that the power amplifier operates in a linear region,
Further comprising:
And the envelope modulator outputs the envelope signal amplified with the power to the power unit of the power amplifier.
A gain control unit that is electrically connected to at least one node of the transistor and adjusts the magnitude of the envelope signal according to an input gain control signal,
Lt; / RTI >
Wherein the gain control signal is generated during a time interval in which a magnitude difference between amplitude magnitudes of an envelope signal of an input signal of the power amplifier using the envelope signal and an envelope signal of the output signal is equal to or greater than a predetermined threshold value.
Wherein the gain control unit includes a variable resistor whose impedance is determined according to the gain control signal.
Wherein the gain control unit adjusts the magnitude of the envelope signal based on the output resistance of the output terminal of the transistor and the magnitude of the variable resistor.
Wherein the gain controller includes the variable resistor implemented using a metal oxide semiconductor field effect transistor (MOSFET) transistor.
Wherein the transistor receives the envelope signal using either a differential input circuit or a single-ended circuit.
And a delay unit that is electrically connected to the determination unit and generates the negative group delay in the envelope signal at the determined frequency and outputs the delayed negative group delay to the envelope modulator.
Lt; / RTI >
Wherein the envelope signal is amplified based on a gain control signal generated during a time interval in which a magnitude difference between magnitude magnitudes of an envelope signal of an input signal of the power amplifier and an envelope signal of the output signal is equal to or greater than a predetermined threshold value.
And the determination unit includes at least one resistor and at least one capacitor connected in parallel between a node to which the envelope signal is input and an inverting input node of the operational amplifier, Wherein the signal processing unit comprises:
And the determination unit includes at least one of a node outputting the envelope signal in which the negative group delay is generated and at least one of the nodes connected between the node outputting the envelope signal and the inverting input node of the operational amplifier. A signal processing apparatus comprising a resistor.
Wherein the control unit determines the frequency of the envelope signal in which the negative group delay is generated according to a connection relationship between the at least one resistor and the capacitor included in the determination unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020160031810A KR101840536B1 (en) | 2016-03-17 | 2016-03-17 | Apparatus and method of processing an envelope signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020160031810A KR101840536B1 (en) | 2016-03-17 | 2016-03-17 | Apparatus and method of processing an envelope signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20170108241A KR20170108241A (en) | 2017-09-27 |
| KR101840536B1 true KR101840536B1 (en) | 2018-03-20 |
Family
ID=60035983
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020160031810A KR101840536B1 (en) | 2016-03-17 | 2016-03-17 | Apparatus and method of processing an envelope signal |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR101840536B1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20200059063A (en) * | 2018-11-20 | 2020-05-28 | 국방과학연구소 | supply modulator and power amplifier having thereof |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111490739B (en) * | 2019-01-25 | 2023-09-26 | 杭州海康威视数字技术股份有限公司 | Device and equipment for amplifying audio signal |
| KR20220005891A (en) | 2020-07-07 | 2022-01-14 | 삼성전자주식회사 | Communication appratus for supporting envelope tracking modulation and envelope delay optimization method |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004304775A (en) * | 2003-03-19 | 2004-10-28 | Sanyo Electric Co Ltd | Variable impedance circuit, variable gain type differential amplifier, multiplier, high frequency circuit, and differential distributed type amplifier |
| JP5638132B2 (en) * | 2011-06-03 | 2014-12-10 | 京セラ株式会社 | Transmitter and signal processing method |
-
2016
- 2016-03-17 KR KR1020160031810A patent/KR101840536B1/en active IP Right Grant
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004304775A (en) * | 2003-03-19 | 2004-10-28 | Sanyo Electric Co Ltd | Variable impedance circuit, variable gain type differential amplifier, multiplier, high frequency circuit, and differential distributed type amplifier |
| JP5638132B2 (en) * | 2011-06-03 | 2014-12-10 | 京セラ株式会社 | Transmitter and signal processing method |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20200059063A (en) * | 2018-11-20 | 2020-05-28 | 국방과학연구소 | supply modulator and power amplifier having thereof |
| KR102134892B1 (en) | 2018-11-20 | 2020-08-26 | 국방과학연구소 | supply modulator and power amplifier having thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20170108241A (en) | 2017-09-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20220368360A1 (en) | Predistortion Circuit, Method For Generating A Predistorted Baseband Signal, Control Circuit For A Predistortion Circuit, Method To Determine Parameters For A Predistortion Circuit, And Apparatus And Method For Predistorting A Baseband Signal | |
| JP6542120B2 (en) | Method and system for matching widely spaced signals for wideband digital predistortion in a wireless communication system | |
| US9065404B2 (en) | Amplifying device | |
| JP5247629B2 (en) | Amplifier power supply voltage controller | |
| JP5446021B2 (en) | Amplification equipment | |
| KR101840536B1 (en) | Apparatus and method of processing an envelope signal | |
| JP2019135876A (en) | Baseband digital pre-distortion architecture | |
| US20100148862A1 (en) | Method and apparatus for enhancing performance of doherty power amplifier | |
| JP5124655B2 (en) | Distortion compensation amplifier | |
| CN111740711B (en) | Class AB radio frequency power amplifier with analog predistortion and temperature compensation | |
| Rahati Belabad et al. | A novel generalized parallel two-box structure for behavior modeling and digital predistortion of RF power amplifiers at LTE applications | |
| JP4714184B2 (en) | Wireless signal amplifier | |
| US20140218107A1 (en) | Method and apparatus for applying predistortion to an input signal for a nonlinear power amplifier | |
| KR102169671B1 (en) | Apparatus and method for removing noise of power amplifier in mobile communication system | |
| JP2008271172A (en) | High efficiency amplifier | |
| US8803607B2 (en) | Power amplifier | |
| KR101169880B1 (en) | Digital predistortion method, system and computer-readable recording medium for compensating nonlinear power amplifier which receives ofdm signal | |
| JP4939281B2 (en) | Amplifier | |
| Nair et al. | A comparative study on digital predistortion techniques for Doherty amplifier for LTE applications | |
| JP2016119664A (en) | System and method for efficient multi-channel SATCOM by dynamic power supply and digital predistortion | |
| JP6182973B2 (en) | Signal amplification device, distortion compensation method, and wireless transmission device | |
| US8963608B1 (en) | Peak-to-peak average power ratio reduction and intermodulation distortion pre-suppression using open-loop signal processing | |
| US9461592B2 (en) | Distortion compensation device | |
| KR101853570B1 (en) | Power amplifier and method for amplifying power | |
| KR20130119089A (en) | Doherty amplify apparatus and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| AMND | Amendment | ||
| AMND | Amendment | ||
| X701 | Decision to grant (after re-examination) |