KR101051176B1 - Fuse Structures for Highly Integrated Semiconductor Devices - Google Patents
Fuse Structures for Highly Integrated Semiconductor Devices Download PDFInfo
- Publication number
- KR101051176B1 KR101051176B1 KR1020090062313A KR20090062313A KR101051176B1 KR 101051176 B1 KR101051176 B1 KR 101051176B1 KR 1020090062313 A KR1020090062313 A KR 1020090062313A KR 20090062313 A KR20090062313 A KR 20090062313A KR 101051176 B1 KR101051176 B1 KR 101051176B1
- Authority
- KR
- South Korea
- Prior art keywords
- fuse
- nitride film
- abandoned
- film
- registration fee
- Prior art date
Links
Images
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
Abstract
According to the present invention, a plurality of patterns included in a fuse are electrically connected through a blowing process after implementing the fuse in the semiconductor device in a plurality of electrically disconnected patterns. The semiconductor device according to the present invention is formed between two different terminals, and is characterized in that it comprises a fuse which is converted into a state in which the two terminals are electrically disconnected during the blowing process.
Semiconductors, Fuses, Thermal Degradation, Copper
Description
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device, and more particularly, to a fuse that is included in a highly integrated semiconductor device and determines whether to transmit an electrical signal or connect two different terminals.
In general, a fuse is defined as a type of circuit breaker that is used to prevent overcurrent from flowing in a line. In other words, the fuse melts itself by the heat generated by the electric current, which can be easily seen in the surrounding life. Fuses keep current flowing under normal conditions, but if they are blown, they permanently block the flow of current until it is replaced with a new one, which is different from a switch that can control the blocking or connection of current flow. have.
The semiconductor device is designed to operate according to a predetermined purpose by injecting impurities into a predetermined region of a silicon wafer or depositing a new material. A representative example is a semiconductor memory device. The semiconductor memory device includes many elements such as transistors, capacitors, and resistors to perform a predetermined purpose, and a fuse is one of them. Fuses are used in various places in semiconductor memory devices, and representative examples thereof include redundancy circuits and power supply circuits. Fuses used in these circuits remain normal during the manufacturing process, but are selectively blown (ie, blown) through various tests after manufacture.
The redundancy circuit will be described in more detail. When a specific unit cell is defective in the semiconductor memory device, a recovery step is performed to replace the spare unit with an extra normal cell. That is, when an address for accessing a defective unit cell is input from the outside, the recovery step stores the address of the defective unit cell so that the redundant normal cell can be accessed instead of the defective unit cell. Prevent access. The most commonly used fuse in this recovery phase is a laser blown through the corresponding fuse in the semiconductor device to blow the fuse and permanently break the place where the electrical connection was maintained. This operation is called fuse blowing.
The semiconductor memory device includes a plurality of unit cells, and no one knows where a defective unit cell exists among the plurality of unit cells after the manufacturing process. Accordingly, in the semiconductor memory device, a fuse box including a plurality of fuses may be provided to replace a normal spare unit cell even if a defect occurs in any of the unit cells.
The data storage capability of the semiconductor memory device is increasing. As a result, the number of unit cells included therein increases, and the number of fuses used to replace a spare unit cell when a defect occurs also increases. On the other hand, the total area of the semiconductor memory device is reduced and high integration is required. As described above, since some of the plurality of fuses selectively blow a laser to physically blow, a predetermined distance between the fuses should be maintained in order not to affect neighboring fuses that are not blown. However, this becomes a factor of lowering the degree of integration of the semiconductor memory device. Therefore, there is a need for a technology that reduces the area occupied by the fuse box and does not cause defects in other fuses even if the fuse is selectively blown.
1 is a cross-sectional view illustrating a fuse in a conventional semiconductor device.
As shown, the semiconductor device typically includes a
In recent years, highly integrated semiconductor devices use copper (Cu) having low resistance as the size and area of wirings, fuses, and the like decrease in resistance, thereby increasing resistance. However, in the case of a material having low strength, high heat conduction, and strong corrosion compared to other metal materials such as copper (Cu), the residues generated by the blowing of the fuse or the materials remaining in the fuse are subjected to high temperature or high humidity conditions. Can be migrated according to their electrochemical properties.
2A and 2B are a plan view and a cross-sectional view for explaining the problem of the fuse in the conventional semiconductor device described in FIG.
Referring to FIG. 2A, after a plurality of neighboring
Referring to FIG. 2B, in the case of another blown
In order to prevent the above-mentioned disadvantages such as thermal degradation, fuses are manufactured using aluminum or tungsten-based metals having relatively lower thermal conductivity than copper. Due to the high power loss may occur due to processing speed delay or leakage current. In order to overcome this problem, the size of a fuse or a wiring must be increased, resulting in a high integration of semiconductor devices. However, in the case of forming the fuse using copper as described above, since the formation of the fuse is difficult due to the characteristic properties of the copper, a new fuse suitable for a highly integrated semiconductor memory device is required.
In order to solve the above-mentioned conventional problems, the present invention implements the fuse in the semiconductor device in a plurality of electrically disconnected pattern, and then a plurality of patterns included in the fuse is electrically connected through a blowing process, the conventional conductive layer The present invention provides a technique for improving the reliability of operation of a semiconductor device by preventing defects that may occur due to residues generated while removing a portion of a fuse formed through a blowing process.
The present invention includes a fuse for electrically connecting two different terminals, the fuse including a blowing area and first and second areas connected to the two terminals, the blowing area and the first and second areas. The semiconductor device is characterized by being electrically separated through the insulating film.
Preferably, the thickness of the insulating film between the first and second regions is about 30nm.
Preferably, during the blowing process, the blowing region expands and is electrically connected to the first and second regions through the insulating layer.
Preferably, the semiconductor device further comprises a barrier metal film deposited between the insulating film and the fuse.
Preferably, the insulating film includes an oxide film and further comprises a nitride film surrounding the insulating film.
Preferably, the nitride film may include a first nitride film for protecting a structure under the fuse; And a second nitride film for covering an upper portion of the fuse.
Preferably, the nitride film further includes a third nitride film formed between the fuse and the neighboring fuse.
Preferably, the fuse is characterized in that it comprises copper (Cu).
In addition, the present invention includes forming a fuse including a plurality of patterns, the plurality of patterns provides a method of manufacturing a semiconductor device, characterized in that the electrical blown.
Preferably, the method of manufacturing the semiconductor device further includes a step of performing a blowing process on the fuse to electrically connect the plurality of patterns.
Preferably, the plurality of patterns comprises a blowing area and first and second areas connected to the two terminals.
Preferably, the forming of the fuse comprises: forming a first nitride film on the insulating film; Depositing an oxide film on the first nitride film; Etching the oxide layer to form a plurality of trenches; And embedding a conductive material in the trench.
Preferably, the interval between the plurality of trenches is characterized in that about 30nm.
Preferably, the forming of the fuse further includes forming a barrier metal film before filling the conductive material in the trench.
Preferably, the manufacturing method of the semiconductor device further comprises the step of enclosing the fuse with a nitride film, the nitride film is characterized in that to prevent the movement of the residue after the fuse is blown to protect the internal circuit.
Preferably, the thermal expansion coefficient of the nitride film is about five times larger than the oxide film.
Preferably, the step of enclosing the fuse with a nitride film includes: forming a second nitride film on the fuse; Etching the oxide film formed between neighboring fuses to expose the first nitride film; Depositing a third nitride film on the remaining side of the oxide film, the second nitride film and the first nitride film; And forming a passivation layer on the third nitride film.
Preferably, the fuse is characterized in that it comprises copper (Cu).
The present invention forms a fuse included in a highly integrated semiconductor device in a plurality of electrically disconnected patterns, and then connects both ends of the blowing region and the fuse to each other through a blowing process by using a property in which a conductive material expands at a high temperature. After the blowing process, there is an advantage of preventing a defect in which both ends of the fuse are electrically connected due to the residue.
In addition, the present invention can overcome the disadvantages such as processing speed delay and power loss because the fuse can have a low resistance value while preventing the thermal deterioration or the movement of residues generated during blowing while forming a fuse using copper. .
According to the present invention, copper is formed during the blowing process of a specific fuse in forming a fuse using copper to prevent a processing delay and power loss due to an increase in resistance as the integration of semiconductor devices increases and the size of the fuse decreases. We propose a structure that can prevent defects caused by residues. Particularly, in order to overcome defects caused by residues during the blowing process, the fuses may be formed in a plurality of electrically disconnected patterns, and then the blowing process may be selectively performed to electrically connect both ends of the fuses. Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
3A to 3C are plan views and cross-sectional views illustrating a fuse in a semiconductor device according to an embodiment of the present invention.
Referring to FIG. 3A, a plurality of
After the
Meanwhile, before performing the blowing process, each pattern included in the
Referring to FIG. 3B, the semiconductor device further includes a
Referring to FIG. 3C, it can be seen that a
Here, the
4 is a cross-sectional view for describing a blowing process of a fuse in the semiconductor device illustrated in FIG. 3A. In particular, the process in which the
As illustrated, when the blowing process is performed, the blowing
5A through 5I are cross-sectional views illustrating a method of manufacturing a fuse in the semiconductor device illustrated in FIG. 3A.
Referring to FIG. 5A, a
Referring to FIG. 5B, an insulating
Referring to FIG. 5C, a plurality of
Referring to FIG. 5D, a
Referring to FIG. 5E, a chemical mechanical polishing process (CMP) is performed until the upper portion of the insulating
Referring to FIG. 5F, a second insulating
Referring to FIG. 5G, the second insulating
Referring to FIG. 5H, a third
Referring to FIG. 5I, a
As described above, the semiconductor device according to the embodiment of the present invention forms a fuse with a plurality of electrically disconnected metal patterns, and if necessary, electrically connects both ends of the fuse through a blowing process, thereby conventionally blowing the process. This prevents problems caused by removing a part of the metal layer constituting the fuse. To this end, the semiconductor device according to the embodiment of the present invention includes a blowing region and first and second regions connected to the two terminals, wherein the blowing region and the first and second regions are formed of an insulating film before the blowing process. Included fuses are separated through.
It will be apparent to those skilled in the art that various modifications, additions, and substitutions are possible, and that various modifications, additions and substitutions are possible, within the spirit and scope of the appended claims. As shown in Fig.
1 is a cross-sectional view illustrating a fuse in a conventional semiconductor device.
2A and 2B are a plan view and a cross-sectional view for explaining the problem of the fuse in the conventional semiconductor device described in FIG.
3A to 3C are plan and cross-sectional views illustrating a fuse in a semiconductor device according to an embodiment of the present invention.
4 is a cross-sectional view for describing a blowing process of a fuse in the semiconductor device illustrated in FIG. 3A.
5A to 5I are cross-sectional views illustrating a method of manufacturing a fuse in the semiconductor device illustrated in FIG. 3A.
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020090062313A KR101051176B1 (en) | 2009-07-08 | 2009-07-08 | Fuse Structures for Highly Integrated Semiconductor Devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020090062313A KR101051176B1 (en) | 2009-07-08 | 2009-07-08 | Fuse Structures for Highly Integrated Semiconductor Devices |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20110004728A KR20110004728A (en) | 2011-01-14 |
KR101051176B1 true KR101051176B1 (en) | 2011-07-21 |
Family
ID=43612153
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020090062313A KR101051176B1 (en) | 2009-07-08 | 2009-07-08 | Fuse Structures for Highly Integrated Semiconductor Devices |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101051176B1 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100709434B1 (en) | 2005-06-27 | 2007-04-18 | 주식회사 하이닉스반도체 | Fuse box of semiconductor device |
KR20070060340A (en) * | 2005-12-08 | 2007-06-13 | 주식회사 하이닉스반도체 | Fuse of semiconductor device and method for forming the same |
KR100972917B1 (en) | 2007-12-26 | 2010-08-03 | 주식회사 하이닉스반도체 | Semiconductor device and method for manufacturing the same |
-
2009
- 2009-07-08 KR KR1020090062313A patent/KR101051176B1/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100709434B1 (en) | 2005-06-27 | 2007-04-18 | 주식회사 하이닉스반도체 | Fuse box of semiconductor device |
KR20070060340A (en) * | 2005-12-08 | 2007-06-13 | 주식회사 하이닉스반도체 | Fuse of semiconductor device and method for forming the same |
KR100972917B1 (en) | 2007-12-26 | 2010-08-03 | 주식회사 하이닉스반도체 | Semiconductor device and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
KR20110004728A (en) | 2011-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100808997B1 (en) | Fuse and method disconnecting the fuse | |
KR100319655B1 (en) | Crack stop between neighboring fuses for protection from fuse blow damage | |
US20090243032A1 (en) | Electrical fuse structure | |
US6235557B1 (en) | Programmable fuse and method therefor | |
KR101119805B1 (en) | Fuse structure and fabrication method thereof | |
KR100773683B1 (en) | Semiconductor device provided with fuse and method of disconnecting fuse | |
KR101119161B1 (en) | Fuse structure for high integrated semiconductor device | |
KR101051176B1 (en) | Fuse Structures for Highly Integrated Semiconductor Devices | |
KR101043865B1 (en) | Fuse structure for high integrated semiconductor device | |
KR101129860B1 (en) | Fuse structure for high integrated semiconductor device | |
KR20120103982A (en) | Fuse pattern and method for manufacturing the same | |
KR101095054B1 (en) | Fuse structure for high integrated semiconductor device | |
KR100871389B1 (en) | Fuse of semiconductor device and method for forming the same | |
CN113394195B (en) | Semiconductor structure, forming method thereof and fuse array | |
CN113394193B (en) | Semiconductor structure and forming method thereof, and fusing method of laser fuse | |
KR101033980B1 (en) | Fuse structure for high integrated semiconductor device | |
KR20100138058A (en) | Fuse structure for high integrated semiconductor device | |
KR100838920B1 (en) | Semiconductor device with metal fuses | |
KR20110001694A (en) | Fuse of semiconductor device | |
KR20110011063A (en) | Fuse structure for high integrated semiconductor device | |
KR101087799B1 (en) | Fuse of semiconductor device and method thereof | |
KR20110001787A (en) | Fuse of semiconductor device and method thereof | |
KR101102048B1 (en) | The fuse of semicondutor device and method for fabricating the same | |
KR20110003678A (en) | Fuse of semiconductor device | |
KR20110000317A (en) | Fuse of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
LAPS | Lapse due to unpaid annual fee |