JPS57162200A - Doubling system for memory device - Google Patents
Doubling system for memory deviceInfo
- Publication number
- JPS57162200A JPS57162200A JP56047373A JP4737381A JPS57162200A JP S57162200 A JPS57162200 A JP S57162200A JP 56047373 A JP56047373 A JP 56047373A JP 4737381 A JP4737381 A JP 4737381A JP S57162200 A JPS57162200 A JP S57162200A
- Authority
- JP
- Japan
- Prior art keywords
- bit
- doubling
- permitted
- entry
- generated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0646—Configuration or reconfiguration
- G06F12/0653—Configuration or reconfiguration with centralised address assignment
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
PURPOSE:To utilize storing spaces effectively by making a customer specify and change a doubling area by himself without the fixation of the area by the manufacture of the entitled device. CONSTITUTION:Each of memory units U0-U3 is divided into 4 storage blocks 0-3 and has the addresses of 128K (K=1,024) and data can be read/written from/in each memory unit independently. Four address conversion tables C0- C3 have entires in the units of 16 logical memory blocks fixed by continuous upper address bits A0-A3 started from the upper-most bit A0 and each entry has a doubling bit M, a valid bid V and a block bit M. At the normal operation, data in an entry are read out from one address conversion table to 4 logical circuits B0-B3. When double writing is permitted, 2 pairs of block specification signals BON-B3N and B1N-B2N are generated and, when not permitted, a pair of block specification signals are generated.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56047373A JPS57162200A (en) | 1981-03-31 | 1981-03-31 | Doubling system for memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56047373A JPS57162200A (en) | 1981-03-31 | 1981-03-31 | Doubling system for memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57162200A true JPS57162200A (en) | 1982-10-05 |
Family
ID=12773294
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56047373A Pending JPS57162200A (en) | 1981-03-31 | 1981-03-31 | Doubling system for memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57162200A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04125750A (en) * | 1990-09-18 | 1992-04-27 | Fujitsu Ltd | Shared memory duplexing system |
US5890218A (en) * | 1990-09-18 | 1999-03-30 | Fujitsu Limited | System for allocating and accessing shared storage using program mode and DMA mode |
-
1981
- 1981-03-31 JP JP56047373A patent/JPS57162200A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04125750A (en) * | 1990-09-18 | 1992-04-27 | Fujitsu Ltd | Shared memory duplexing system |
US5890218A (en) * | 1990-09-18 | 1999-03-30 | Fujitsu Limited | System for allocating and accessing shared storage using program mode and DMA mode |
US5963976A (en) * | 1990-09-18 | 1999-10-05 | Fujitsu Limited | System for configuring a duplex shared storage |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2022656A1 (en) | Translation look-aside buffer for a computer memory system | |
CA2073677A1 (en) | Centralized reference and change table for a multiprocessor virtual memory system | |
JPS57162200A (en) | Doubling system for memory device | |
CA2077297A1 (en) | Dynamic address translation processing apparatus in a data processing system | |
CA2055784A1 (en) | Hierarchical memory controller | |
JPS55105760A (en) | Memory control unit | |
JPS5616982A (en) | Buffer memory control system | |
GB2111262A (en) | Digital data storage apparatus | |
JPS57198600A (en) | Random access memory | |
JPS5724083A (en) | Buffer memory | |
JPS57193853A (en) | Histogram generating device | |
JPS6349772Y2 (en) | ||
JPS576925A (en) | Priority selecting circuit | |
EP0376253A3 (en) | Information processing apparatus with cache memory | |
JPS6417138A (en) | Main memory control system | |
JPS56123054A (en) | Access method for picture memory | |
JPS6476839A (en) | Ultrasonic diagnostic apparatus | |
JPS55157054A (en) | Disc cash unit | |
JPS6349771Y2 (en) | ||
CA2066891A1 (en) | Circuit arrangement for a microcomputer | |
JPS5593582A (en) | Memory system | |
JPS59144966A (en) | Data processor | |
JPS56101684A (en) | Information processing system | |
JPS57162193A (en) | Large capacity memory device | |
JPS5576437A (en) | Graphic display unit |