Nothing Special   »   [go: up one dir, main page]

JPS5544657A - Decentralized control system - Google Patents

Decentralized control system

Info

Publication number
JPS5544657A
JPS5544657A JP11826378A JP11826378A JPS5544657A JP S5544657 A JPS5544657 A JP S5544657A JP 11826378 A JP11826378 A JP 11826378A JP 11826378 A JP11826378 A JP 11826378A JP S5544657 A JPS5544657 A JP S5544657A
Authority
JP
Japan
Prior art keywords
unit
central process
process unit
word number
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11826378A
Other languages
Japanese (ja)
Inventor
Yoshitaka Ito
Tsutomu Hosaka
Takahiko Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP11826378A priority Critical patent/JPS5544657A/en
Publication of JPS5544657A publication Critical patent/JPS5544657A/en
Pending legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Bus Control (AREA)

Abstract

PURPOSE: To obtain a system featuring a high economical properties and high flexibility by using part of plural units of the central process unit for the central process unit featuring a high process capacity.
CONSTITUTION: In case the data transferred to central process unit 100a from central process unit 200, unit 200 sends out the central process unit number of the transfer destination and the transfer word number when the idle information of bus 201 is detected. In case the bit widths of units 200 and 100a feature 32 bits and 16 bits each, microprocessor 304 of bus control unit 202 indicates the transmission to control circuit 301 with the word number of double as much as the transfer word number transmitted from unit 200, and at the same time indicating the velocity of unit 100a. Under the control of processor 304, the data of unit 200 which is stored in memory device 305 is transferred to unit 100a through circuit 301 and based on the above indication.
COPYRIGHT: (C)1980,JPO&Japio
JP11826378A 1978-09-26 1978-09-26 Decentralized control system Pending JPS5544657A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11826378A JPS5544657A (en) 1978-09-26 1978-09-26 Decentralized control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11826378A JPS5544657A (en) 1978-09-26 1978-09-26 Decentralized control system

Publications (1)

Publication Number Publication Date
JPS5544657A true JPS5544657A (en) 1980-03-29

Family

ID=14732290

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11826378A Pending JPS5544657A (en) 1978-09-26 1978-09-26 Decentralized control system

Country Status (1)

Country Link
JP (1) JPS5544657A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01200467A (en) * 1987-12-21 1989-08-11 Honeywell Bull Inc Apparatus and method for data processing system having equal relationship between a plurality of central processors
JPH03156562A (en) * 1989-04-21 1991-07-04 Internatl Business Mach Corp <Ibm> Adaptor between buses

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01200467A (en) * 1987-12-21 1989-08-11 Honeywell Bull Inc Apparatus and method for data processing system having equal relationship between a plurality of central processors
JPH03156562A (en) * 1989-04-21 1991-07-04 Internatl Business Mach Corp <Ibm> Adaptor between buses

Similar Documents

Publication Publication Date Title
JPS57105879A (en) Control system for storage device
JPS564854A (en) Control system for plural microprocessors
JPS5544657A (en) Decentralized control system
JPS54142950A (en) Data transfer system
JPS536546A (en) Information transfer system
JPS5394144A (en) Time-division multiple process system
JPS54119848A (en) Sectioning and informing system for address information
JPS558605A (en) Data processing system
JPS5697121A (en) Bus control system
JPS5394836A (en) Data process system
JPS5428535A (en) Clock rate control system
JPS5578321A (en) Data transfer control system
JPS5380144A (en) Data transmission control system
JPS52127042A (en) Data transfer system
JPS55153021A (en) Data transfer system of multiprocessor system
JPS5363932A (en) Direct memory access control system
JPS5372532A (en) Access system for memory unit
JPS5622125A (en) Excessive data transfer limiting system
JPS5332638A (en) Transfer system for unit condition signal
JPS5434728A (en) Input/output control system
JPS52149446A (en) Coupling system between a plural number of cpu#s and one memory unit
JPS5430734A (en) Display unit
JPS52110540A (en) Multiple data processing system
JPS5436141A (en) Information transfer system
JPS55131831A (en) Bus transfer start system