JPS5467360A - Logic circuit - Google Patents
Logic circuitInfo
- Publication number
- JPS5467360A JPS5467360A JP13341377A JP13341377A JPS5467360A JP S5467360 A JPS5467360 A JP S5467360A JP 13341377 A JP13341377 A JP 13341377A JP 13341377 A JP13341377 A JP 13341377A JP S5467360 A JPS5467360 A JP S5467360A
- Authority
- JP
- Japan
- Prior art keywords
- terminals
- selection
- signal
- selection signal
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
Abstract
PURPOSE:To increase the noise margin relating to selection and to speed up the circuit operation, by constituting the amplitude of selection signal arbitrarily selectable, in a master-slave FF. CONSTITUTION:When the signal level fed to the sirst selection terminals a, b and second selection terminals c, d are increased than the level more for the terminals a, b than the terminals c, d, the first state is obtained, and if the level for the termianals c, d is higher than that of the terminals a, b, the second state is constitued. The two logic circuits constituted with transistors TrQ35, 36, 37, 38 are provided. Further, TrQ29 to Q34 inputting the selection signal Co to S from external and the voltage VBB and giving the selection signal to the logic circuit through the selection terminals a to d, load resistors Rx1, Ry1, Rx2 and Ry2 are connected in series with the collector, constituting the selection signal generation circuit. Further, by selecting the values of the resistors Rx1, Ry1, Rx2, Ry2 and arbitrarily selecting the amplitude of the signal given to the logic circuit, the potential of the driving points A to D is selected for the master slave type FF.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13341377A JPS5467360A (en) | 1977-11-09 | 1977-11-09 | Logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13341377A JPS5467360A (en) | 1977-11-09 | 1977-11-09 | Logic circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5467360A true JPS5467360A (en) | 1979-05-30 |
Family
ID=15104178
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13341377A Pending JPS5467360A (en) | 1977-11-09 | 1977-11-09 | Logic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5467360A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59212018A (en) * | 1983-05-13 | 1984-11-30 | ウエスターン・エレクトリツク・カムパニー,インコーポレーテツド | Digital latch circuit |
JPH0685621A (en) * | 1992-02-12 | 1994-03-25 | Nec Corp | Latch circuit |
-
1977
- 1977-11-09 JP JP13341377A patent/JPS5467360A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59212018A (en) * | 1983-05-13 | 1984-11-30 | ウエスターン・エレクトリツク・カムパニー,インコーポレーテツド | Digital latch circuit |
JPH0685621A (en) * | 1992-02-12 | 1994-03-25 | Nec Corp | Latch circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1473469A (en) | Voltage level changing circuits | |
JPS5483341A (en) | Digital integrated circuit | |
GB1488944A (en) | Circuit for eliminating contact bounce | |
GB1199931A (en) | Improvements in or relating to Redundant Binary Logic Elements | |
JPS5467360A (en) | Logic circuit | |
JPS5483759A (en) | Mos inverter circuit | |
JPS54945A (en) | Integrated circuit providing output control function | |
US3324455A (en) | Minority logical operator | |
SU1145476A1 (en) | Synchronous pulse repetition frequency divider with 5:1 countdown ratio | |
SU437103A1 (en) | Formal neuron model | |
SU718928A1 (en) | Multifunction logic element | |
JPS5456350A (en) | Exclusive logical sum circuit | |
ES480907A1 (en) | Master-slave flip-flop circuits. | |
ES447434A1 (en) | Electronic switch apparatus for remote operation | |
SU556430A1 (en) | Multifunctional logic module | |
SU496680A2 (en) | Pulse-potential diode-transformer valve | |
GB1090235A (en) | Improvements relating to electrical pulse generating arrangements | |
JPS57129530A (en) | Integrated circuit | |
JPS54145469A (en) | Signal switching unit | |
JPS5382253A (en) | Logical operation circuit | |
JPS5355014A (en) | Frequency-voltage converting circuit | |
JPS54147765A (en) | Frequency division circuit | |
JPS5487159A (en) | Exclusive logical sum circuit | |
JPS5574251A (en) | Reception circuit for transmission signal | |
JPS5235566A (en) | Pulse generator equipment |