Nothing Special   »   [go: up one dir, main page]

JPS5459833A - Indicator driving system - Google Patents

Indicator driving system

Info

Publication number
JPS5459833A
JPS5459833A JP12661577A JP12661577A JPS5459833A JP S5459833 A JPS5459833 A JP S5459833A JP 12661577 A JP12661577 A JP 12661577A JP 12661577 A JP12661577 A JP 12661577A JP S5459833 A JPS5459833 A JP S5459833A
Authority
JP
Japan
Prior art keywords
circuit
signal
driving
indicator
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12661577A
Other languages
Japanese (ja)
Other versions
JPS6349238B2 (en
Inventor
Toshio Nakajima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP12661577A priority Critical patent/JPS5459833A/en
Publication of JPS5459833A publication Critical patent/JPS5459833A/en
Publication of JPS6349238B2 publication Critical patent/JPS6349238B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Liquid Crystal Display Device Control (AREA)

Abstract

PURPOSE: To obtain a miniature driving circuit featuring the low power consumption by memorizing the indicator driving signal in the arithmetic process signal memory and giving the address synchronizing with the period driving the indicator.
CONSTITUTION: For the arithmetic process period, switch circuit 36 is turned on with RAM31 and 32 connected together, and the writing and reading are carried out by the signals of arithmetic process circuit 30 and write/read control circuit 33 in the equal way for both RAM31 and 32. At the completion of the operation, the data memorized finally is memorized in RAM31, and the display signal to be supplied to each segment of liquid crystal indicator 22 is memorized in RAM32 respectively. Driving signals s31Ws33 which are inverted in a fixed cycle are supplied from inversion circuit 23 to the surface electrode of the segment of indicator 22, and the signal given from selection signal generator circuit 39 is supplied to back electrodes h31Wh33 respectively. During the display period, circuit 36 is turned off, and the address to RAM32 is given by applying the signal sent from circuit 34 through switch circuit 35 and via signals h'31Wh'33 synchronized with the driving signal. Thus, the display is performed. Accordingly, the data varies only at the areas necessary for the display, reducing the power consumption
COPYRIGHT: (C)1979,JPO&Japio
JP12661577A 1977-10-20 1977-10-20 Indicator driving system Granted JPS5459833A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12661577A JPS5459833A (en) 1977-10-20 1977-10-20 Indicator driving system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12661577A JPS5459833A (en) 1977-10-20 1977-10-20 Indicator driving system

Publications (2)

Publication Number Publication Date
JPS5459833A true JPS5459833A (en) 1979-05-14
JPS6349238B2 JPS6349238B2 (en) 1988-10-04

Family

ID=14939578

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12661577A Granted JPS5459833A (en) 1977-10-20 1977-10-20 Indicator driving system

Country Status (1)

Country Link
JP (1) JPS5459833A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5690338A (en) * 1979-12-24 1981-07-22 Seiko Epson Corp Microcomputer
JPS59210497A (en) * 1983-05-13 1984-11-29 株式会社日立マイコンシステム Liquid crystal driver
JPS60233692A (en) * 1984-05-07 1985-11-20 株式会社 富士電機総合研究所 Computer data display system

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5690338A (en) * 1979-12-24 1981-07-22 Seiko Epson Corp Microcomputer
JPS6227411B2 (en) * 1979-12-24 1987-06-15 Seikoo Epuson Kk
JPS59210497A (en) * 1983-05-13 1984-11-29 株式会社日立マイコンシステム Liquid crystal driver
JPH0467193B2 (en) * 1983-05-13 1992-10-27 Hitachi Maikuro Konpyuuta Enjiniaringu Kk
JPS60233692A (en) * 1984-05-07 1985-11-20 株式会社 富士電機総合研究所 Computer data display system

Also Published As

Publication number Publication date
JPS6349238B2 (en) 1988-10-04

Similar Documents

Publication Publication Date Title
JPS6437125A (en) Cross coding method and device therefor
JPS5459833A (en) Indicator driving system
ATE64511T1 (en) CIRCUIT FOR CONTROLLING THE PHASE OF A SIGNAL PROCESSED IN A DATA MEMORY.
JPS54130841A (en) Address generator
JPS5486236A (en) Liquid-crystal display unit
JPS533182A (en) Driving system of liquid crystal display device
JPS5694293A (en) Time correction circuit of electrochromic display watch
JPS54142937A (en) Falut diagnosis system for display unit
JPS6480175A (en) Image pickup device
JPS5275292A (en) Driving device for display units
JPS5545246A (en) Information receiving unit
JPS5469028A (en) Liquid crystal driving system
JPS5381018A (en) Memory control system on disply unit
JPS5448264A (en) Method of operating memory type liquid crystal display device by photoowriting
JPS53107240A (en) Control system of register memory
GB2002941A (en) Drive circuits for liquid crystal displays
JPS5387636A (en) Memory write unit
JPS6424298A (en) Driving of image memory
JPS534495A (en) Electrochromic display unit
JPS5230329A (en) Display unit
JPS5452438A (en) Address generation system
JPS5291339A (en) Controlling shift register
JPS5483797A (en) Driving method for electrochromic display body
JPS5773408A (en) Matrix type program timer board
JPS5340248A (en) Driving system of ferrodielectric substance analogue frame memory