JPS5452951A - Processor - Google Patents
ProcessorInfo
- Publication number
- JPS5452951A JPS5452951A JP11904277A JP11904277A JPS5452951A JP S5452951 A JPS5452951 A JP S5452951A JP 11904277 A JP11904277 A JP 11904277A JP 11904277 A JP11904277 A JP 11904277A JP S5452951 A JPS5452951 A JP S5452951A
- Authority
- JP
- Japan
- Prior art keywords
- register
- order
- address
- improper
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
PURPOSE: To stop the program runaway be suppling previously the improper order to the idle address of the memory and then reading the improper order when the program has runaway and comes to the idle address.
CONSTITUTION: The order designated by address register 1 ia read out through memory 2 and then supplied to order register 3. The order is decoded and executed at execution circuit 4, and the address to be executed next is supplied to register 1. In this case, if the parity error of register 3 is detceted through parity check circuit 5, the input of the address register is not gated via gate 6. Furthermore, when the contents of the order register is decoded through circuit 4 as the improper order, the input of the address register is not gated via gate 7. Accordingly, the program runaway can be prevented by supplying previously the improper oeder to the idle address within memory 2
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11904277A JPS5452951A (en) | 1977-10-05 | 1977-10-05 | Processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11904277A JPS5452951A (en) | 1977-10-05 | 1977-10-05 | Processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5452951A true JPS5452951A (en) | 1979-04-25 |
Family
ID=14751494
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11904277A Pending JPS5452951A (en) | 1977-10-05 | 1977-10-05 | Processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5452951A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61118833A (en) * | 1984-11-14 | 1986-06-06 | Fujitsu Ltd | Audio response unit |
-
1977
- 1977-10-05 JP JP11904277A patent/JPS5452951A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61118833A (en) * | 1984-11-14 | 1986-06-06 | Fujitsu Ltd | Audio response unit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5452951A (en) | Processor | |
JPS55123739A (en) | Memory content prefetch control system | |
JPS5259537A (en) | Data processor | |
JPS55119750A (en) | Processor providing test address function | |
JPS5569856A (en) | Overlap system | |
JPS5563455A (en) | Memory system | |
JPS5452936A (en) | Memroy processor | |
JPS5561858A (en) | Central operation control unit | |
JPS5544662A (en) | Input/output program control unit | |
JPS5617447A (en) | Instruction-mode selection system | |
JPS5657111A (en) | Sequence controller | |
JPS55140949A (en) | Information processor | |
JPS5330243A (en) | Arithmetic processor | |
JPS5414647A (en) | Signal processor | |
JPS54122047A (en) | Memory access control system | |
JPS55115159A (en) | Information processing unit | |
JPS5419341A (en) | Information processor | |
JPS53122338A (en) | Data processor | |
JPS5533250A (en) | Multiprocessor system | |
JPS5583960A (en) | Paragraph associater | |
JPS567152A (en) | Address stopping system for arithmetic process system | |
JPS5368138A (en) | Interrupt priority determining circuit | |
JPS55119741A (en) | Operation circuit | |
JPS51150938A (en) | Interrupt handling unit | |
JPS55159257A (en) | Debugging system |