Nothing Special   »   [go: up one dir, main page]

JPH1092702A - Method for normal-temperature junction of silicon wafer - Google Patents

Method for normal-temperature junction of silicon wafer

Info

Publication number
JPH1092702A
JPH1092702A JP8268028A JP26802896A JPH1092702A JP H1092702 A JPH1092702 A JP H1092702A JP 8268028 A JP8268028 A JP 8268028A JP 26802896 A JP26802896 A JP 26802896A JP H1092702 A JPH1092702 A JP H1092702A
Authority
JP
Japan
Prior art keywords
bonding
inert gas
wafer
seconds
room temperature
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8268028A
Other languages
Japanese (ja)
Other versions
JP2791429B2 (en
Inventor
Hideki Takagi
秀樹 高木
Ryutaro Maeda
龍太郎 前田
Kaoru Kikuchi
薫 菊池
Tadatomo Suga
唯知 須賀
Takuriyuu Tei
澤龍 鄭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP8268028A priority Critical patent/JP2791429B2/en
Publication of JPH1092702A publication Critical patent/JPH1092702A/en
Application granted granted Critical
Publication of JP2791429B2 publication Critical patent/JP2791429B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/185Joining of semiconductor bodies for junction formation
    • H01L21/187Joining of semiconductor bodies for junction formation by direct bonding

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Micromachines (AREA)
  • Particle Accelerators (AREA)

Abstract

PROBLEM TO BE SOLVED: To realize large junction strength and eliminate the necessity for pressing by load and heat treatment by irradiating the junction surface of silicon wafers with an insert gas ion beam or an inert gas high-speed atomic beam at a room temperature in a vacuum prior to junction. SOLUTION: Junction surfaces of wafers 8a, 8b to be joined are cleaned. The waters 8a, 8b after cleaning and drying are installed in a vacuum chamber 2. The wafers 8a, 8b are then mounted on a pair of wafer-holding members 5, 6. Then, the pressure in the vacuum chamber 2 is reduce. Subsequently, sputter etching is carried out by irradiating the junction surfaces of both the wafers 8a, 8b with an inert gas ion beam or an inert gas high-speed atomic beam at a room temperature for 10 to 1800 seconds, and more preferably for 10 to 30 seconds.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】この発明は、シリコンウェハーの
接合法に関するものである。この技術は半導体の微細加
工技術により作成した電子部品及び機械部品の組み立て
及び封止に利用することが出来る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for bonding silicon wafers. This technology can be used for assembling and sealing electronic components and mechanical components created by semiconductor fine processing technology.

【0002】[0002]

【従来の技術】集積回路のチップやマイクロマシン用の
部品等の製造において、シリコンからなる微細部品を接
合するする必要がある場合がある。このような場合、従
来の接合方法としては図7に示すように、シリコン部品
の接合面をH2 2 +H2 SO4などの水溶性薬品を使
用して親水化処理して、水酸基を付与し、その接合面の
水酸基及び水分子間の結合をもとにして接合させ、さら
に、加熱処理により接合強度を高めている(Siウェハ
ーの直接接着技術 (応用物理 60(1991),7
90)参照)。
2. Description of the Related Art In the manufacture of integrated circuit chips and parts for micromachines, it is sometimes necessary to bond fine parts made of silicon. In such a case, as a conventional bonding method, as shown in FIG. 7, a bonding surface of a silicon component is subjected to a hydrophilic treatment using a water-soluble chemical such as H 2 O 2 + H 2 SO 4 to impart a hydroxyl group. Then, bonding is performed based on the bond between the hydroxyl group and water molecule on the bonding surface, and the bonding strength is further increased by heat treatment (direct bonding technology of Si wafer (Applied Physics 60 (1991), 7
90)).

【0003】[0003]

【発明が解決しようとする課題】しかしこの従来の接合
方法では、ウェハーの表面に水酸基を付与することによ
り、接触時の結合力を得ているため、この段階での強度
が小さく、熱処理により、水素結合による結合をより強
固な結合に変える必要があり、このため加熱処理が必要
であった。しかし、これらの加熱処理は微細加工された
部品を破損させる恐れがあるために、適用が制限される
ことがあった.また接合時に押し付荷重や静電引力など
による接合面での接触の促進が必要となりる接合法は、
同様に微細加工した部品の破損の可能性から適用が制限
される。このようなことから、荷重による押し付けや加
熱処理を必要としないシリコンウェハーの接合技術の開
発が望まれている。この発明は上記のごとき事情に鑑み
てなされたものであって、大きな接合強度を持ち、かつ
荷重による押し付けや加熱処理を必要としないシリコン
ウェハーの接合方法を提供することを目的とするもので
ある。
However, in this conventional bonding method, the bonding force at the time of contact is obtained by providing a hydroxyl group to the surface of the wafer. It was necessary to change the bond by the hydrogen bond to a stronger bond, which required a heat treatment. However, the application of these heat treatments was sometimes limited because they could damage microfabricated parts. In addition, when joining, it is necessary to promote contact on the joining surface by pressing load or electrostatic attraction, etc.
Similarly, the potential for breakage of micromachined parts limits its application. For this reason, there is a demand for the development of a silicon wafer bonding technique that does not require pressing by a load or heat treatment. The present invention has been made in view of the above circumstances, and an object of the present invention is to provide a method for bonding a silicon wafer having high bonding strength and not requiring pressing or heat treatment by a load. .

【0004】[0004]

【課題を解決するための手段】この目的に対応して、こ
の発明のシリコンウェハーの常温接合法は、シリコンウ
ェハーとシリコンウェハーとを接合する方法であって、
両方のシリコンウェハーの接合面を接合に先立って室温
の真空中で不活性ガスイオンビームまたは不活性ガス高
速原子ビームで照射してスパッタエッチングすることを
特徴としている。
In response to this object, a room temperature bonding method for a silicon wafer according to the present invention is a method for bonding a silicon wafer to a silicon wafer,
Prior to bonding, the bonding surfaces of both silicon wafers are irradiated with an inert gas ion beam or an inert gas fast atom beam in a vacuum at room temperature to perform sputter etching.

【0005】[0005]

【発明の実施の形態】以下、この発明の詳細を一実施の
形態を示す図面について説明する。まずこの発明のウェ
ハー接合方法で使用するウェハー接合装置について説明
する。図1において、1はウェハー接合装置である。ウ
ェハー接合装置1は真空チャンバー2を有する。真空チ
ャンバー2のウェハー出し入れ口3は扉4によって開閉
可能である。真空チャンバー2内には対向して位置する
一対のウェハー保持部材5、6が配置されている。一方
のウェハー保持部材5は真空チャンバー2内に固定され
ており、他方のウェハー保持部材6はプッシュロッド7
の下端に取り付けられている。プッシュロッド7は真空
チャンバー2の気密を保った状態で直線移動可能で、保
持した他方のウェハー8bを一方のウェハー保持部材5
に保持された他方のウェハー8aに接触させることが出
来る。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The details of the present invention will be described below with reference to the drawings showing an embodiment. First, a wafer bonding apparatus used in the wafer bonding method of the present invention will be described. In FIG. 1, reference numeral 1 denotes a wafer bonding apparatus. The wafer bonding apparatus 1 has a vacuum chamber 2. The wafer inlet 3 of the vacuum chamber 2 can be opened and closed by a door 4. A pair of opposed wafer holding members 5 and 6 are arranged in the vacuum chamber 2. One wafer holding member 5 is fixed in the vacuum chamber 2, and the other wafer holding member 6 is a push rod 7.
It is attached to the lower end. The push rod 7 can be moved linearly while keeping the airtightness of the vacuum chamber 2, and the other held wafer 8 b can be held in one of the wafer holding members 5.
Can be brought into contact with the other wafer 8a held in the above.

【0006】さらに真空チャンバー2内には二つのビー
ム照射装置11a、11bが配置されている。一方のビ
ーム照射装置11aは一方のハウェハー8aを照射する
ためのものであり、他方のビーム照射装置11bは他方
のウェハー8bを照射するためのものである。それぞれ
のウェハーに対する照射角度は可変である。真空チャン
バー2の真空は真空排気口12を通して、真空ポンプ
(図示せず)によって形成される。
Further, two beam irradiation devices 11a and 11b are arranged in the vacuum chamber 2. One beam irradiation device 11a is for irradiating one wafer 8a, and the other beam irradiation device 11b is for irradiating the other wafer 8b. The irradiation angle for each wafer is variable. The vacuum in the vacuum chamber 2 is formed by a vacuum pump (not shown) through a vacuum exhaust port 12.

【0007】この様に構成されたウェハー接合装置1を
使用して、この発明のウェハー接合方法は次のようにな
される。まず接合されるウェハー8a、8bの接合面を
洗浄する。洗浄操作の内容は従来のウェハー接合技術で
使用されている処理と同じものである。洗浄、乾燥後の
ウァハー8a、8bを真空チャンバー2内に設置し、一
対のウェハー保持部材5、6に取り付ける。次に真空チ
ャンバー2内を減圧する。減圧の程度は10-3torr
以上である。次に両方のウェハー8a、8bの接合面を
室温で不活性ガスイオンビームまたは不活性ガス高速原
子ビームで10秒から1800秒、特に好ましくは10
秒から30秒照射してスパッタエッチングをする。この
発明ではこの照射時間が極めて重要な意義を有する。こ
の高圧不活性ガスイオンビームまたは不活性ガス高速原
子ビームのビームソースの印加電圧とプラズマ電流は、
使用するビーム源にかなり依存するが、例えば0.1〜
3.0kV及び1〜50mAである。スパッタエッチン
グのエッチング量は1nm〜40nmである。次に照射
の後にプッシュロッド7を下げてウェハー8a、8bの
接合面を重ね合わせる。この発明では重ね合わせた両ウ
ェハーを加圧することは重要な要素ではない。これによ
ってシリコンウェハーの接合は完了する。
[0007] The wafer bonding method of the present invention using the wafer bonding apparatus 1 configured as described above is performed as follows. First, the bonding surfaces of the wafers 8a and 8b to be bonded are cleaned. The content of the cleaning operation is the same as the processing used in the conventional wafer bonding technology. The washed and dried wafers 8a and 8b are placed in the vacuum chamber 2 and attached to the pair of wafer holding members 5 and 6. Next, the pressure inside the vacuum chamber 2 is reduced. The degree of pressure reduction is 10 -3 torr
That is all. Next, the bonding surface of both wafers 8a and 8b is heated at room temperature with an inert gas ion beam or an inert gas fast atom beam for 10 seconds to 1800 seconds, particularly preferably 10 seconds.
Irradiation is performed for 30 seconds to 30 seconds to perform sputter etching. In the present invention, this irradiation time is extremely important. The applied voltage and plasma current of the beam source of this high-pressure inert gas ion beam or inert gas fast atom beam are
Depending considerably on the beam source used, for example from 0.1 to
3.0 kV and 1-50 mA. The etching amount of the sputter etching is 1 nm to 40 nm. Next, after irradiation, the push rod 7 is lowered, and the bonding surfaces of the wafers 8a and 8b are overlapped. In the present invention, pressurizing both superposed wafers is not an important factor. Thereby, the bonding of the silicon wafer is completed.

【0008】[0008]

【実験例】[Experimental example]

(実験設備)図3に示すような試料を約20Ωcmの4イ
ンチN型シリコンウェハーからダイヤモンドソーで切り
出して使用した。試料は段付きのプラツトフォーム形状
に整形して接着に対するエッジの影響をなくした。この
形状は熱酸素膜をマスクとしてKOHエッチングによっ
て行なった。エッチングの後、この試料を接合に先立っ
て洗浄した。洗浄操作の内容は従来のウェハー接合技術
で使用されている親水化処理と同じものである。試料を
図2に示す真空装置に設置し、真空装置内を1x10-8
torrに減圧し、しかる後にFAB110(Ion
Tech Ltd.社(英国)製)を2基ビームソース
として使用してアルゴン高速原子ビームを発生させて試
料の接合面を照射した。それぞれのビームソースの印加
電圧とプラズマ電流は1.2kV及び20mAであっ
た。ビーム照射角度は45°、照射時間は10秒から1
800秒まで変化させた。
(Experimental equipment) A sample as shown in FIG. 3 was cut out from a 4-inch N-type silicon wafer of about 20 Ωcm with a diamond saw and used. The sample was shaped into a stepped platform to eliminate edge effects on adhesion. This shape was formed by KOH etching using the thermal oxygen film as a mask. After etching, the sample was cleaned prior to bonding. The content of the cleaning operation is the same as the hydrophilic treatment used in the conventional wafer bonding technology. The sample was placed in the vacuum device shown in FIG. 2, and the inside of the vacuum device was 1 × 10 −8.
Torr, and then FAB110 (Ion
Tech Ltd. (UK) was used as a two-beam source to generate an argon fast atom beam to irradiate the joint surface of the sample. The applied voltage and plasma current of each beam source were 1.2 kV and 20 mA. Beam irradiation angle is 45 °, irradiation time is 10 seconds to 1
Changed up to 800 seconds.

【0009】(実験結果)図4は引っ張り試験の結果を
示す図表である。試料を真空雰囲気中に数時間おいて
も、それだけでは両者は接合しないが、わずか10秒で
もアルゴンビームを照射した場合には両者は接合する。
最大接着強度のものは30秒間の照射のものであった。
照射時間と接着強度の関係では、照射時間が30秒をこ
えると300秒照射のものまでは接着強度に大きな差は
ない。300秒をこえるとむしろ接合強度は低下する。
この接合強度は従来法の900〜1100℃の加熱を必
要とする湿式法での接合強度とほとんど同じである。接
合の際には荷重の付加は必要ない。付加する荷重と接合
強度の関係を図5に示す。図5から明らかなように接合
強度は荷重0.025Mpa〜1.8Mpaの範囲でほ
とんど変化がなく、この値は従来法の1100℃の加熱
を必要とする湿式法で得られる接合強度とほとんど同じ
である。このことから荷重の付加は本方法の接合強度に
は大きな要素ではないことが明らかである。
(Experimental Results) FIG. 4 is a table showing the results of a tensile test. Even if the sample is kept in a vacuum atmosphere for several hours, the two are not joined by themselves, but when the argon beam is irradiated for only 10 seconds, the two are joined.
Those with the maximum adhesive strength were those irradiated for 30 seconds.
Regarding the relationship between the irradiation time and the adhesive strength, if the irradiation time exceeds 30 seconds, there is no significant difference in the adhesive strength up to the irradiation of 300 seconds. If it exceeds 300 seconds, the bonding strength is rather lowered.
This bonding strength is almost the same as the bonding strength in the wet method which requires heating at 900 to 1100 ° C. in the conventional method. No additional load is required for joining. FIG. 5 shows the relationship between the applied load and the joining strength. As is clear from FIG. 5, the bonding strength hardly changes in the range of the load of 0.025 Mpa to 1.8 Mpa, and this value is almost the same as the bonding strength obtained by the wet method which requires heating at 1100 ° C. in the conventional method. It is. It is clear from this that the addition of load is not a major factor in the joining strength of the present method.

【0010】[0010]

【発明の効果】この発明のシリコンウァェハーの接合方
法ではウェハーの表面に存在する吸着ガスや自然酸化膜
などを真空中でウェハー表面をアルゴンなどの不活性ガ
スビームでエッチングすることにより除去し、表面に接
合するための結合力を付与し、ウェハーの表面が非常に
平滑であることを利用して、これを真空中で重ね合わせ
ることにより、ウェハー同志を無加熱、無加圧で接合す
ることが出来る。この発明のウェハーの接合方法では、
図6に示すように、シリコンウェハーの接合面はアルゴ
ンなどの不活性ガスビームでエッチングするため、表面
に水分子や酸化膜が存在せず、ウェハーの原子間の接合
が形成されるため、常温で強固な接合を形成することが
出来る。このため荷重による押し付けや加熱処理が破損
の原因となりうる微細加工された部品の接合にも適用す
ることが出来る。以上の説明から明らかな通り、この発
明によれば、大きな接合強度を持ち、かつ荷重による押
し付けや加熱処理を必要としないシリコンウェハーの接
合方法を得ることが出来る。
According to the silicon wafer bonding method of the present invention, an adsorbed gas or a natural oxide film present on the wafer surface is removed by etching the wafer surface with an inert gas beam such as argon in a vacuum. Applying bonding force for bonding to the surface, utilizing the fact that the surface of the wafer is extremely smooth, and superimposing them in a vacuum to bond the wafers without heating and without pressure Can be done. In the method of bonding a wafer according to the present invention,
As shown in FIG. 6, since the bonding surface of the silicon wafer is etched with an inert gas beam such as argon, there is no water molecule or oxide film on the surface, and the bonding between the atoms of the wafer is formed. A strong bond can be formed. Therefore, the present invention can be applied to the joining of microfabricated parts that can be damaged by pressing or heat treatment by a load. As is clear from the above description, according to the present invention, it is possible to obtain a method for bonding silicon wafers having high bonding strength and not requiring pressing or heat treatment by a load.

【図面の簡単な説明】[Brief description of the drawings]

【図1】シリコンウェハー接合装置を示す構成説明図FIG. 1 is a configuration explanatory view showing a silicon wafer bonding apparatus.

【図2】シリコンウェハー接合の実験装置を示す構成説
明図
FIG. 2 is a configuration explanatory view showing an experimental apparatus for bonding silicon wafers.

【図3】試料を示す図FIG. 3 shows a sample.

【図4】引っ張り試験の結果を示す図表FIG. 4 is a table showing results of a tensile test.

【図5】付加する荷重と接合強度との関係を示す図表FIG. 5 is a table showing a relationship between an applied load and a joining strength.

【図6】この発明のシリコンウェハーの接合の原理を示
す説明図
FIG. 6 is an explanatory view showing the principle of bonding silicon wafers of the present invention.

【図7】従来のシリコンウェハーの接合の原理を示す説
明図
FIG. 7 is an explanatory view showing the principle of bonding of a conventional silicon wafer.

【符号の説明】[Explanation of symbols]

1 ウェハー接合装置 2 真空チャンバー 3 ウェハー出し入れ口 4 扉 5、6 一対のウェハー保持対部材 7 プッシュロッド 8a、8b ウェハー 11a、11b ビーム照射装置 12 真空排気口 DESCRIPTION OF SYMBOLS 1 Wafer bonding apparatus 2 Vacuum chamber 3 Wafer insertion / removal port 4 Door 5, 6 A pair of wafer holding pair members 7 Push rod 8a, 8b Wafer 11a, 11b Beam irradiation apparatus 12 Vacuum exhaust port

フロントページの続き (72)発明者 須賀 唯知 東京都目黒区駒場四丁目6番1号 東京大 学先端科学技術研究センター内 (72)発明者 鄭 澤龍 東京都目黒区駒場四丁目6番1号 東京大 学先端科学技術研究センター内Continuation of the front page (72) Inventor Yuichi Suga 4-6-1 Komaba, Meguro-ku, Tokyo Inside the Research Center for Advanced Science and Technology, University of Tokyo (72) Inventor Zheng Sawalong 4-6-1 Komaba, Meguro-ku, Tokyo No. Research Center for Advanced Science and Technology, University of Tokyo

Claims (7)

【特許請求の範囲】[Claims] 【請求項1】シリコンウェハーとシリコンウェハーとを
接合する方法であって、両方のシリコンウェハーの接合
面を接合に先立って室温の真空中で不活性ガスイオンビ
ームまたは不活性ガス高速原子ビームで照射してスパッ
タエッチングすることを特徴とするシリコンウェハーの
常温接合法
1. A method for bonding a silicon wafer to a silicon wafer, wherein a bonding surface of both silicon wafers is irradiated with an inert gas ion beam or an inert gas fast atom beam in a vacuum at room temperature prior to bonding. Temperature bonding method for silicon wafers, characterized by performing sputter etching by sputtering
【請求項2】前記照射の照射時間は10秒から1800
秒であることを特徴とする請求項1記載のシリコンウェ
ハーの常温接合法
2. The irradiation time of the irradiation is from 10 seconds to 1800.
2. The room temperature bonding method for a silicon wafer according to claim 1, wherein
【請求項3】前記照射の照射時間は10秒から30秒で
あることを特徴とする請求項1記載のシリコンウェハー
の常温接合法
3. The method for bonding silicon wafers at room temperature according to claim 1, wherein the irradiation time of the irradiation is 10 seconds to 30 seconds.
【請求項4】前記不活性ガスイオンビームまたは不活性
ガス高速原子ビームのビームソースの印加電圧は0.1
〜3kVであることを特徴とする請求項1記載のシリコ
ンウェハーの常温接合法
4. An applied voltage of a beam source of the inert gas ion beam or the inert gas fast atom beam is 0.1.
2. The method for bonding silicon wafers at room temperature according to claim 1, wherein the voltage is 3 kV.
【請求項5】前記スパッタエッチングのエッチング量は
1nm〜40nmであることを特徴とする請求項1記載
のシリコンウェハーの常温接合法
5. The method for bonding silicon wafers at room temperature according to claim 1, wherein the amount of said sputter etching is 1 nm to 40 nm.
【請求項6】前記真空は10-3torr以上であること
を特徴とする請求項1記載のシリコンウェハーの常温接
合法
6. The method for bonding silicon wafers at room temperature according to claim 1, wherein said vacuum is 10 -3 torr or more.
【請求項7】シリコンウェハーとシリコンウェハーとを
接合する方法であって、両方のシリコンウェハーの接合
面を室温の10-3torr以上の真空中でそれぞれのビ
ームソースの印加電圧とプラズマ電流が1.2kV及び
20mAの不活性ガスイオンビームまたは不活性ガス高
速原子ビームで照射時間10秒から1800秒照射し、
しかる後に重ね合わせることを特徴とするシリコンウェ
ハーの常温接合法
7. A method for bonding a silicon wafer to a silicon wafer, wherein a bonding surface of both silicon wafers is applied at a room temperature of 10 −3 torr or more under vacuum and the applied voltage of each beam source and the plasma current are reduced by 1%. Irradiation with an inert gas ion beam or an inert gas fast atom beam of 2 kV and 20 mA for an irradiation time of 10 seconds to 1800 seconds,
Room-temperature bonding of silicon wafers characterized by overlapping
JP8268028A 1996-09-18 1996-09-18 Room-temperature bonding of silicon wafers Expired - Lifetime JP2791429B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8268028A JP2791429B2 (en) 1996-09-18 1996-09-18 Room-temperature bonding of silicon wafers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8268028A JP2791429B2 (en) 1996-09-18 1996-09-18 Room-temperature bonding of silicon wafers

Publications (2)

Publication Number Publication Date
JPH1092702A true JPH1092702A (en) 1998-04-10
JP2791429B2 JP2791429B2 (en) 1998-08-27

Family

ID=17452892

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8268028A Expired - Lifetime JP2791429B2 (en) 1996-09-18 1996-09-18 Room-temperature bonding of silicon wafers

Country Status (1)

Country Link
JP (1) JP2791429B2 (en)

Cited By (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003523627A (en) * 2000-02-16 2003-08-05 ジプトロニクス・インコーポレイテッド Low temperature bonding method and bonding composition
WO2003092054A1 (en) * 2002-04-26 2003-11-06 Toray Engineering Co., Ltd. Mounting method and mounting system
WO2003092052A1 (en) * 2002-04-26 2003-11-06 Toray Engineering Co., Ltd. Packaging method and packaging system
EP1522550A2 (en) * 2003-10-09 2005-04-13 Weidmann Plastics Technology AG Method for joining two workpieces without the use foreign material and joined workpiece
JP2005142537A (en) * 2003-10-15 2005-06-02 Bondotekku:Kk Longitudinal vibration bonding method and device
JP2006066782A (en) * 2004-08-30 2006-03-09 Kyoto Univ Semiconductor radiation detector
WO2006038030A3 (en) * 2004-10-09 2007-04-05 Applied Microengineering Ltd Equipment for wafer bonding
JP2007214480A (en) * 2006-02-13 2007-08-23 Showa Denko Kk GaN-BASED SEMICONDUCTOR LIGHT EMITTING ELEMENT AND MANUFACTURING METHOD THEREFOR
JP2007234865A (en) * 2006-03-01 2007-09-13 Showa Denko Kk Garium-nitride based semiconductor light emitting element and its manufacturing method
JP2007281203A (en) * 2006-04-07 2007-10-25 Matsushita Electric Ind Co Ltd Method and apparatus for joining two objects to be joined
JP2007294579A (en) * 2006-04-24 2007-11-08 Showa Denko Kk GaN-BASED SEMICONDUCTOR LIGHT EMITTING ELEMENT, METHOD FOR MANUFACTURING SAME, AND LAMP
JP2007317650A (en) * 2006-04-27 2007-12-06 Matsushita Electric Ind Co Ltd Fast atom radiation source and fast atomic beam discharging method and surface reforming device
JP2008283086A (en) * 2007-05-14 2008-11-20 Panasonic Corp Jointing device and jointing method
JP2008281346A (en) * 2007-05-08 2008-11-20 Matsushita Electric Ind Co Ltd Atomic beam source and surface reforming device
JP2008302370A (en) * 2007-06-05 2008-12-18 Panasonic Corp Bonding method
JP2009010263A (en) * 2007-06-29 2009-01-15 Eiko Engineering Co Ltd Substrate bonding device
US7550366B2 (en) 2005-12-02 2009-06-23 Ayumi Industry Method for bonding substrates and device for bonding substrates
JP2009237081A (en) * 2008-03-26 2009-10-15 Univ Chuo Method of manufacturing quasi-phase matching wavelength conversion device
JP2009292004A (en) * 2008-06-04 2009-12-17 Canon Inc Ink discharge substrate head and ink discharge recording head equipped with this
US7784670B2 (en) 2004-01-22 2010-08-31 Bondtech Inc. Joining method and device produced by this method and joining unit
US7859091B2 (en) 2007-02-22 2010-12-28 Denso Corporation Manufacturing methods for semiconductor device with sealed cap
US7968958B2 (en) 2007-07-02 2011-06-28 Denso Corporation Semiconductor device and manufacturing method of the same
US8089144B2 (en) 2008-12-17 2012-01-03 Denso Corporation Semiconductor device and method for manufacturing the same
WO2013061628A1 (en) * 2011-10-27 2013-05-02 三菱重工業株式会社 Room temperature bonding apparatus
US8602289B2 (en) 2006-09-06 2013-12-10 Mitsubishi Heavy Industries, Ltd. Room temperature bonding using sputtering
WO2014038693A1 (en) 2012-09-07 2014-03-13 京セラ株式会社 Manufacturing method for device
KR20140048084A (en) 2011-01-31 2014-04-23 다다또모 스가 Bonded-substrate fabrication method, bonded substrate, substrate bonding method, bonded-substrate fabrication device, and substrate assembly
KR20140053842A (en) 2011-01-31 2014-05-08 다다또모 스가 Bonding-surface fabrication method, bonded substrate, substrate bonding method, bonding-surface fabrication device, and substrate assembly
JP2014086400A (en) * 2012-10-26 2014-05-12 Mitsubishi Heavy Ind Ltd High speed atom beam source and normal temperature bonding device including the same
US8749019B2 (en) 2011-03-04 2014-06-10 Denso Corporation Region-divided substrate, semiconductor device having region-divided substrate, and method for manufacturing the same
JP2014120402A (en) * 2012-12-18 2014-06-30 Mitsubishi Heavy Ind Ltd High speed atomic beam source, normal temperature joining device and normal temperature joining method
JP2014160741A (en) * 2013-02-19 2014-09-04 Mitsubishi Heavy Ind Ltd Normal-temperature bonding apparatus, normal-temperature bonding method, flattening apparatus, and flattening method
WO2014192873A1 (en) * 2013-05-31 2014-12-04 京セラ株式会社 Composite substrate and method for manufacturing same
WO2015163461A1 (en) * 2014-04-25 2015-10-29 須賀 唯知 Substrate-bonding device and method for bonding substrate
JP2015220287A (en) * 2014-05-15 2015-12-07 須賀 唯知 Normal temperature bonding method and device using cluster ion beam
WO2016006663A1 (en) * 2014-07-10 2016-01-14 株式会社豊田自動織機 Semiconductor substrate and semiconductor substrate production method
JP2016119415A (en) * 2014-12-22 2016-06-30 三菱重工工作機械株式会社 Semiconductor device and manufacturing method of the same
JPWO2014024611A1 (en) * 2012-08-09 2016-07-25 富士電機株式会社 Manufacturing method of semiconductor device
JP2017152570A (en) * 2016-02-25 2017-08-31 株式会社Sumco Epitaxial wafer manufacturing method, and epitaxial wafer
US9761479B2 (en) 2013-07-05 2017-09-12 Kabushiki Kaisha Toyota Jidoshokki Manufacturing method for semiconductor substrate
JP2017216469A (en) * 2017-07-21 2017-12-07 須賀 唯知 Method for bonding substrates having respective metal regions
WO2018020780A1 (en) * 2016-07-29 2018-02-01 三菱重工工作機械株式会社 Substrate joining method
JP2018032668A (en) * 2016-08-22 2018-03-01 株式会社Sumco Silicon junction wafer manufacturing method
WO2018066377A1 (en) * 2016-10-07 2018-04-12 国立研究開発法人産業技術総合研究所 Gas cell, atomic clock, and atomic sensor
JP2018101746A (en) * 2016-12-21 2018-06-28 株式会社Sumco Method of producing pn-junction silicon wafer and pn-junction silicon wafer
WO2020138202A1 (en) * 2018-12-28 2020-07-02 国立研究開発法人産業技術総合研究所 Graphite thin film/silicon substrate laminate, method for producing same and substrate for high exhaust heat-type electronic devices
US11365146B2 (en) 2018-04-13 2022-06-21 Disco Corporation Joining method for optical part
US11539346B2 (en) 2019-01-31 2022-12-27 Seiko Epson Corporation Resonator device, resonator module, electronic apparatus, and vehicle
US11575361B2 (en) 2019-01-31 2023-02-07 Seiko Epson Corporation Resonator device, resonator module, electronic apparatus, and vehicle
CN116092953A (en) * 2023-03-07 2023-05-09 天津中科晶禾电子科技有限责任公司 Wafer bonding device and method and composite substrate assembly
US11676935B2 (en) 2019-05-27 2023-06-13 Waseda University Bonding method and structure

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004119430A (en) 2002-09-24 2004-04-15 Tadatomo Suga Bonding device and method
JP4050732B2 (en) 2004-08-30 2008-02-20 株式会社ルネサステクノロジ Semiconductor device and manufacturing method thereof
US8080869B2 (en) 2005-11-25 2011-12-20 Panasonic Electric Works Co., Ltd. Wafer level package structure and production method therefor
KR101076665B1 (en) 2005-11-25 2011-10-26 파나소닉 전공 주식회사 Sensor device and production method therefor
WO2007061054A1 (en) * 2005-11-25 2007-05-31 Matsushita Electric Works, Ltd. Wafer level package structure and sensor device obtained from such package structure
TWI310365B (en) 2005-11-25 2009-06-01 Panasonic Elec Works Co Ltd Sensor device and production method therefor
JP4654389B2 (en) * 2006-01-16 2011-03-16 株式会社ムサシノエンジニアリング Room temperature bonding method for diamond heat spreader and heat dissipation part of semiconductor device
JP4162094B2 (en) 2006-05-30 2008-10-08 三菱重工業株式会社 Devices by room temperature bonding, device manufacturing method and room temperature bonding apparatus
JP4209457B1 (en) 2008-02-29 2009-01-14 三菱重工業株式会社 Room temperature bonding equipment
JP5985849B2 (en) 2012-03-23 2016-09-06 株式会社豊田中央研究所 JOINT BODY, MANUFACTURING METHOD THEREOF, AND MEMBER
JP6065176B2 (en) 2012-09-27 2017-01-25 三菱重工工作機械株式会社 Room temperature bonding apparatus and room temperature bonding method
US9754815B2 (en) 2013-09-30 2017-09-05 Kyocera Corporation Composite substrate and method for producing same
WO2015136998A1 (en) 2014-03-10 2015-09-17 三菱重工業株式会社 Multi-chip module, on-board computer, sensor interface substrate, and multi-chip module manufacturing method

Cited By (83)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003523627A (en) * 2000-02-16 2003-08-05 ジプトロニクス・インコーポレイテッド Low temperature bonding method and bonding composition
US10312217B2 (en) 2000-02-16 2019-06-04 Invensas Bonding Technologies, Inc. Method for low temperature bonding and bonded structure
US9082627B2 (en) 2000-02-16 2015-07-14 Ziptronix, Inc. Method for low temperature bonding and bonded structure
JP2012212885A (en) * 2000-02-16 2012-11-01 Ziptronix Inc Low temperature bonding method and bonded structure
US9331149B2 (en) 2000-02-16 2016-05-03 Ziptronix, Inc. Method for low temperature bonding and bonded structure
JP2014013898A (en) * 2000-02-16 2014-01-23 Ziptronix Inc Low temperature bonding method and bonding constituent
US9391143B2 (en) 2000-02-16 2016-07-12 Ziptronix, Inc. Method for low temperature bonding and bonded structure
WO2003092054A1 (en) * 2002-04-26 2003-11-06 Toray Engineering Co., Ltd. Mounting method and mounting system
WO2003092052A1 (en) * 2002-04-26 2003-11-06 Toray Engineering Co., Ltd. Packaging method and packaging system
EP1522550A3 (en) * 2003-10-09 2010-10-13 Weidmann Plastics Technology AG Method for joining two workpieces without the use foreign material and joined workpiece
EP1522550A2 (en) * 2003-10-09 2005-04-13 Weidmann Plastics Technology AG Method for joining two workpieces without the use foreign material and joined workpiece
JP2005142537A (en) * 2003-10-15 2005-06-02 Bondotekku:Kk Longitudinal vibration bonding method and device
US8651363B2 (en) 2004-01-22 2014-02-18 Bondtech, Inc. Joining method and device produced by this method and joining unit
US7784670B2 (en) 2004-01-22 2010-08-31 Bondtech Inc. Joining method and device produced by this method and joining unit
US8091764B2 (en) 2004-01-22 2012-01-10 Bondtech, Inc. Joining method and device produced by this method and joining unit
JP2006066782A (en) * 2004-08-30 2006-03-09 Kyoto Univ Semiconductor radiation detector
WO2006038030A3 (en) * 2004-10-09 2007-04-05 Applied Microengineering Ltd Equipment for wafer bonding
US7550366B2 (en) 2005-12-02 2009-06-23 Ayumi Industry Method for bonding substrates and device for bonding substrates
JP2007214480A (en) * 2006-02-13 2007-08-23 Showa Denko Kk GaN-BASED SEMICONDUCTOR LIGHT EMITTING ELEMENT AND MANUFACTURING METHOD THEREFOR
JP2007234865A (en) * 2006-03-01 2007-09-13 Showa Denko Kk Garium-nitride based semiconductor light emitting element and its manufacturing method
JP2007281203A (en) * 2006-04-07 2007-10-25 Matsushita Electric Ind Co Ltd Method and apparatus for joining two objects to be joined
JP2007294579A (en) * 2006-04-24 2007-11-08 Showa Denko Kk GaN-BASED SEMICONDUCTOR LIGHT EMITTING ELEMENT, METHOD FOR MANUFACTURING SAME, AND LAMP
JP2007317650A (en) * 2006-04-27 2007-12-06 Matsushita Electric Ind Co Ltd Fast atom radiation source and fast atomic beam discharging method and surface reforming device
US8608048B2 (en) 2006-09-06 2013-12-17 Mitsubishi Heavy Industries, Ltd. Room-temperature bonding method and room-temperature bonding apparatus including sputtering
US8602289B2 (en) 2006-09-06 2013-12-10 Mitsubishi Heavy Industries, Ltd. Room temperature bonding using sputtering
US7859091B2 (en) 2007-02-22 2010-12-28 Denso Corporation Manufacturing methods for semiconductor device with sealed cap
US8349634B2 (en) 2007-02-22 2013-01-08 Denso Corporation Semiconductor device with sealed cap
JP2008281346A (en) * 2007-05-08 2008-11-20 Matsushita Electric Ind Co Ltd Atomic beam source and surface reforming device
JP2008283086A (en) * 2007-05-14 2008-11-20 Panasonic Corp Jointing device and jointing method
JP2008302370A (en) * 2007-06-05 2008-12-18 Panasonic Corp Bonding method
JP2009010263A (en) * 2007-06-29 2009-01-15 Eiko Engineering Co Ltd Substrate bonding device
US8264051B2 (en) 2007-07-02 2012-09-11 Denso Corporation Semiconductor device and manufacturing method of the same
US7968958B2 (en) 2007-07-02 2011-06-28 Denso Corporation Semiconductor device and manufacturing method of the same
JP2009237081A (en) * 2008-03-26 2009-10-15 Univ Chuo Method of manufacturing quasi-phase matching wavelength conversion device
JP2009292004A (en) * 2008-06-04 2009-12-17 Canon Inc Ink discharge substrate head and ink discharge recording head equipped with this
US8169082B2 (en) 2008-12-17 2012-05-01 Denso Corporation Semiconductor device and method for manufacturing the same
US8089144B2 (en) 2008-12-17 2012-01-03 Denso Corporation Semiconductor device and method for manufacturing the same
KR20140048084A (en) 2011-01-31 2014-04-23 다다또모 스가 Bonded-substrate fabrication method, bonded substrate, substrate bonding method, bonded-substrate fabrication device, and substrate assembly
US9601350B2 (en) 2011-01-31 2017-03-21 Bondtech Co., Ltd. Bonding-substrate fabrication method, bonding substrate, substrate bonding method, bonding-substrate fabrication apparatus, and substrate assembly
KR20140053842A (en) 2011-01-31 2014-05-08 다다또모 스가 Bonding-surface fabrication method, bonded substrate, substrate bonding method, bonding-surface fabrication device, and substrate assembly
US10166749B2 (en) 2011-01-31 2019-01-01 Lan Technical Service Co., Ltd. Bonding-substrate fabrication method, bonding substrate, substrate bonding method, bonding-substrate fabrication apparatus, and substrate assembly
US8749019B2 (en) 2011-03-04 2014-06-10 Denso Corporation Region-divided substrate, semiconductor device having region-divided substrate, and method for manufacturing the same
WO2013061628A1 (en) * 2011-10-27 2013-05-02 三菱重工業株式会社 Room temperature bonding apparatus
JPWO2014024611A1 (en) * 2012-08-09 2016-07-25 富士電機株式会社 Manufacturing method of semiconductor device
US9837374B2 (en) 2012-09-07 2017-12-05 Kyocera Corporation Method of manufacturing a device
JP5922782B2 (en) * 2012-09-07 2016-05-24 京セラ株式会社 Device manufacturing method
WO2014038693A1 (en) 2012-09-07 2014-03-13 京セラ株式会社 Manufacturing method for device
JP2014086400A (en) * 2012-10-26 2014-05-12 Mitsubishi Heavy Ind Ltd High speed atom beam source and normal temperature bonding device including the same
JP2014120402A (en) * 2012-12-18 2014-06-30 Mitsubishi Heavy Ind Ltd High speed atomic beam source, normal temperature joining device and normal temperature joining method
JP2014160741A (en) * 2013-02-19 2014-09-04 Mitsubishi Heavy Ind Ltd Normal-temperature bonding apparatus, normal-temperature bonding method, flattening apparatus, and flattening method
WO2014192873A1 (en) * 2013-05-31 2014-12-04 京セラ株式会社 Composite substrate and method for manufacturing same
JP5926401B2 (en) * 2013-05-31 2016-05-25 京セラ株式会社 Composite substrate and manufacturing method thereof
JPWO2014192873A1 (en) * 2013-05-31 2017-02-23 京セラ株式会社 Composite substrate and manufacturing method thereof
US9761479B2 (en) 2013-07-05 2017-09-12 Kabushiki Kaisha Toyota Jidoshokki Manufacturing method for semiconductor substrate
EP3136422A4 (en) * 2014-04-25 2017-12-27 Tadatomo Suga Substrate-bonding device and method for bonding substrate
JPWO2015163461A1 (en) * 2014-04-25 2017-05-25 須賀 唯知 Substrate bonding apparatus and substrate bonding method
US10204785B2 (en) 2014-04-25 2019-02-12 Tadatomo Suga Substrate bonding apparatus and substrate bonding method
WO2015163461A1 (en) * 2014-04-25 2015-10-29 須賀 唯知 Substrate-bonding device and method for bonding substrate
US9870922B2 (en) 2014-04-25 2018-01-16 Tadatomo Suga Substrate bonding apparatus and substrate bonding method
JP2015220287A (en) * 2014-05-15 2015-12-07 須賀 唯知 Normal temperature bonding method and device using cluster ion beam
WO2016006663A1 (en) * 2014-07-10 2016-01-14 株式会社豊田自動織機 Semiconductor substrate and semiconductor substrate production method
US9773678B2 (en) 2014-07-10 2017-09-26 Kabushiki Kaisha Toyota Jidoshokki Semiconductor substrate and method for manufacturing semiconductor substrate
US10486263B2 (en) 2014-12-22 2019-11-26 Mitsubishi Heavy Industries Machine Tool Co., Ltd. Room-temperature-bonded semiconductor device and manufacturing method of room-temperature-bonded semiconductor device
WO2016103846A1 (en) * 2014-12-22 2016-06-30 三菱重工工作機械株式会社 Semiconductor device and semiconductor device manufacturing method
KR20170086619A (en) * 2014-12-22 2017-07-26 미츠비시 쥬코우 고우사쿠 기카이 가부시키가이샤 Semiconductor device and semiconductor device manufacturing method
JP2016119415A (en) * 2014-12-22 2016-06-30 三菱重工工作機械株式会社 Semiconductor device and manufacturing method of the same
CN108885998B (en) * 2016-02-25 2023-06-16 胜高股份有限公司 Epitaxial wafer manufacturing method and epitaxial wafer
CN108885998A (en) * 2016-02-25 2018-11-23 胜高股份有限公司 The manufacturing method and epitaxial wafer of epitaxial wafer
JP2017152570A (en) * 2016-02-25 2017-08-31 株式会社Sumco Epitaxial wafer manufacturing method, and epitaxial wafer
WO2018020780A1 (en) * 2016-07-29 2018-02-01 三菱重工工作機械株式会社 Substrate joining method
JP2018018996A (en) * 2016-07-29 2018-02-01 三菱重工工作機械株式会社 Base material bonding method
JP2018032668A (en) * 2016-08-22 2018-03-01 株式会社Sumco Silicon junction wafer manufacturing method
WO2018066377A1 (en) * 2016-10-07 2018-04-12 国立研究開発法人産業技術総合研究所 Gas cell, atomic clock, and atomic sensor
JPWO2018066377A1 (en) * 2016-10-07 2019-04-18 国立研究開発法人産業技術総合研究所 Gas cell, atomic clock and atomic sensor
JP2018101746A (en) * 2016-12-21 2018-06-28 株式会社Sumco Method of producing pn-junction silicon wafer and pn-junction silicon wafer
JP2017216469A (en) * 2017-07-21 2017-12-07 須賀 唯知 Method for bonding substrates having respective metal regions
US11365146B2 (en) 2018-04-13 2022-06-21 Disco Corporation Joining method for optical part
WO2020138202A1 (en) * 2018-12-28 2020-07-02 国立研究開発法人産業技術総合研究所 Graphite thin film/silicon substrate laminate, method for producing same and substrate for high exhaust heat-type electronic devices
JPWO2020138202A1 (en) * 2018-12-28 2021-11-04 国立研究開発法人産業技術総合研究所 Graphite thin film / silicon substrate laminate, its manufacturing method, substrate for high heat exhaust type electronic device
US11539346B2 (en) 2019-01-31 2022-12-27 Seiko Epson Corporation Resonator device, resonator module, electronic apparatus, and vehicle
US11575361B2 (en) 2019-01-31 2023-02-07 Seiko Epson Corporation Resonator device, resonator module, electronic apparatus, and vehicle
US11676935B2 (en) 2019-05-27 2023-06-13 Waseda University Bonding method and structure
CN116092953A (en) * 2023-03-07 2023-05-09 天津中科晶禾电子科技有限责任公司 Wafer bonding device and method and composite substrate assembly

Also Published As

Publication number Publication date
JP2791429B2 (en) 1998-08-27

Similar Documents

Publication Publication Date Title
JP2791429B2 (en) Room-temperature bonding of silicon wafers
US7645681B2 (en) Bonding method, device produced by this method, and bonding device
US5452177A (en) Electrostatic wafer clamp
JP4695014B2 (en) JOINING METHOD, DEVICE PRODUCED BY THIS METHOD, AND JOINING DEVICE
KR101035699B1 (en) A method of direct bonding two substrates used in electronics, optics, or optoelectronics
JP5571988B2 (en) Joining method
US20040132304A1 (en) In situ plasma wafer bonding method
TWI297188B (en)
JP2012212885A (en) Low temperature bonding method and bonded structure
JP2009220151A (en) Joining method and device made by this method, joining apparatus, and substrate joined by this method
JP2910334B2 (en) Joining method
JP4671900B2 (en) Joining method and joining apparatus
JP2017536986A (en) Method for direct bonding through low roughness metal layers
JP3820409B2 (en) JOINING METHOD, DEVICE PRODUCED BY THIS METHOD, AND JOINING DEVICE
JP2005191556A (en) Method and apparatus for gas-filled gold bonding
EP0620953A1 (en) Electrostatic wafer clamp
JPS63101085A (en) Diffused joining method
JP2006073780A (en) Normal-temperature joint method, equipment, and device
JPH08195334A (en) Method for bonding silicon substrate
Dragoi et al. Low temperature MEMS manufacturing processes: plasma activated wafer bonding
JP4632290B2 (en) Cleaning method for aluminum nitride susceptor
JPH0699317A (en) Splicing method
JP7540813B1 (en) Bonding method, bonding system, irradiation device, and activation treatment device
Lee et al. Selective Au-Si eutectic bonding for Si-based MEMS applications
JP2004273941A (en) Junction method and device

Legal Events

Date Code Title Description
S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term