JPH029401Y2 - - Google Patents
Info
- Publication number
- JPH029401Y2 JPH029401Y2 JP11205182U JP11205182U JPH029401Y2 JP H029401 Y2 JPH029401 Y2 JP H029401Y2 JP 11205182 U JP11205182 U JP 11205182U JP 11205182 U JP11205182 U JP 11205182U JP H029401 Y2 JPH029401 Y2 JP H029401Y2
- Authority
- JP
- Japan
- Prior art keywords
- data
- adder
- circuit
- ram
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11205182U JPS5920351U (ja) | 1982-07-23 | 1982-07-23 | マイクロコンピユ−タにおける加算回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11205182U JPS5920351U (ja) | 1982-07-23 | 1982-07-23 | マイクロコンピユ−タにおける加算回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5920351U JPS5920351U (ja) | 1984-02-07 |
JPH029401Y2 true JPH029401Y2 (ko) | 1990-03-08 |
Family
ID=30259905
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11205182U Granted JPS5920351U (ja) | 1982-07-23 | 1982-07-23 | マイクロコンピユ−タにおける加算回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5920351U (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0520439Y2 (ko) * | 1988-04-28 | 1993-05-27 |
-
1982
- 1982-07-23 JP JP11205182U patent/JPS5920351U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5920351U (ja) | 1984-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5995660A (ja) | デ−タ処理装置 | |
JPH029401Y2 (ko) | ||
JPH05324452A (ja) | 外部メモリインタフェース回路 | |
JPS63116262A (ja) | デ−タ処理装置 | |
JP2611491B2 (ja) | マイクロプロセッサ | |
JPH09311812A (ja) | マイクロコンピュータ | |
JPS60195661A (ja) | デ−タ処理システム | |
JP3318125B2 (ja) | Dram制御回路 | |
JPS59197946A (ja) | メモリ装置 | |
JP2852149B2 (ja) | セマフォビット回路 | |
JP2960110B2 (ja) | Riscプロセッサシステム | |
JPS6010368A (ja) | アドレス変換バツフア制御方式 | |
JPH047762A (ja) | メモリアクセス方法 | |
JP2581144B2 (ja) | バス制御装置 | |
JPH0330899B2 (ko) | ||
JPH0391051A (ja) | メモリアクセス方式 | |
JPS5851333U (ja) | プログラム処理装置 | |
JPS61161560A (ja) | メモリ装置 | |
JPH07210456A (ja) | メモリ制御装置 | |
JPH0259495B2 (ko) | ||
JPS607677A (ja) | メモリアクセスタイミング回路 | |
JPH05108280A (ja) | 印字装置 | |
JPS63188883A (ja) | 記憶装置 | |
JPH0423145A (ja) | Riscプロセッサのメモリアクセス制御回路 | |
JPH0575072B2 (ko) |