Nothing Special   »   [go: up one dir, main page]

JPH0463535B2 - - Google Patents

Info

Publication number
JPH0463535B2
JPH0463535B2 JP59001302A JP130284A JPH0463535B2 JP H0463535 B2 JPH0463535 B2 JP H0463535B2 JP 59001302 A JP59001302 A JP 59001302A JP 130284 A JP130284 A JP 130284A JP H0463535 B2 JPH0463535 B2 JP H0463535B2
Authority
JP
Japan
Prior art keywords
post
resist
bake
seconds
cure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59001302A
Other languages
Japanese (ja)
Other versions
JPS60145616A (en
Inventor
Keiichi Bungo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59001302A priority Critical patent/JPS60145616A/en
Publication of JPS60145616A publication Critical patent/JPS60145616A/en
Publication of JPH0463535B2 publication Critical patent/JPH0463535B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/20Exposure; Apparatus therefor
    • G03F7/2022Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure
    • G03F7/2024Multi-step exposure, e.g. hybrid; backside exposure; blanket exposure, e.g. for image reversal; edge exposure, e.g. for edge bead removal; corrective exposure of the already developed image

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Description

【発明の詳細な説明】[Detailed description of the invention]

発明の技術分野 本発明はホトリソグラフイーに関する。本発明
は、さらに詳しく述べると、特に半導体集積回路
のホトリソグラフイーにおいてマスクとして有用
なレジストパターンを形成する方法に関する。 技術の背景 近年、IC,LSIなどの半導体集積回路の加工精
度の向上や微細化、高集積化に伴なつて、種々の
すぐれたホトレジストが開発され、実用化されて
いる。このような材料面での改良に加えて、ホト
リソグラフイープロセスの改良、すなわち、ホト
リソグラフイにおいてマスクとして有用なレジス
トパターンを形成する方法の改良についての研究
もなされている。 従来技術と問題点 従来のレジストパターンの形成方法では、特に
解像度のすぐれている点で、ネガ形ホトレジスト
よりもポジ形ホトレジストが多く用いられてい
る。このパターン形成方法は、通常、選らばれた
ホトレジストの溶液を半導体基板に塗布してレジ
スト塗布基板を得、必要に応じてこれをプリベー
クしてレジスト塗膜中の溶剤を除去し、使用せる
レジストに適当な露光用光源を用いてパターニン
グ露光を行ない、現像により露光域のレジスト膜
を溶解除去し、そして最後に基板と残留レジスト
膜の密着性を高めるためにポストベークする。と
ころで、最後のポストベーク工程は、上記したよ
うに基板とレジスト膜の密着性を改良するために
有効であるというものの、レジストそのものの強
化、すなわち、レジストの耐熱性と耐エツチング
性を同時に向上させるのに多少の効果は有るが不
十分である。したがつて、例えば、この従来方法
をアルミニウム配線のエツチングに利用したよう
な場合、形成されるレジストマスクの性能が不十
分であるので、当然のことながら満足のいく加工
精度を期待することができない。 発明の目的 本発明の目的は、レジストパターンの形成方法
であつて、得られるパターンのレジストがすぐれ
た耐熱性及び耐エツチング性の両方を奏し得るよ
うな方法を提供することにある。 発明の構成 本発明者は、レジスト塗布半導体基板のパター
ニング露光及び現像後、ポストベーク工程に代り
得る新たな処理工程を見い出すべく研究を重ね
た。しかしながら、ポストベークに代えて紫外線
硬化(キユアリング)を適用しても、ポストベー
クと紫外線硬化又は紫外線硬化とポストベークを
順次行なつても、さらにポストベーク、紫外線硬
化及びポストベークの3処理を組み合わせても、
満足すべき耐熱性及び耐エツチング性を達成する
ことができなかつた。ところが、このたび、驚く
べきことに、遠紫外線光の照射下に、140℃以下
で加熱することによつてポストベークを実施する
と、すなわち、両者を同時的に実施すると、耐熱
性も耐エツチング性も著しく改良し得るというこ
とが判明した。 本願明細書では、“遠紫外線光”とは、その主
たる分光エネルギーピークが約200〜360nmの波
長範囲内にあるものを指す。すなわち、このよう
な波長を有する光、特に約253.7nmの波長を有す
る光の照射下にポストベークを行なう場合に有利
な結果を得ることができる。もしも光の波長が上
記した範囲の下限を下廻ると、オゾンが発生して
レジストに影響することが考えられるので好まし
くなく、また、反対に上記した範囲の上限を上廻
ると、レジスト膜の表面にしわしわが形成される
等、レジストパターンに悪影響をおよぼすことが
あり好ましくない。この遠紫外光照射の光源に
は、この技術分野において常用されている光源、
例えば高圧水銀ランプ、低圧水銀ランプ、キセノ
ン−水銀ランプなどを使用することができる。 本発明方法では、約80〜140℃の温度で約20〜
100秒間にわたつて有利にポストベークを行なう
ことができる。もちろん、上記した範囲内におい
て任意にベーク温度及び時間を選択することも、
また、必要に応じて上記範囲外の温度及び時間を
選択することも、可能である。ポストベークには
オーブン、ホツトプレートなどの加熱手段を使用
することができる。 本発明によるレジストパターンの形成は、先に
簡単に説明したけれども、例えば次のような手順
で実施することができる。なお、ここではポジ形
レジストの使用について説明するけれども、必要
に応じてネガ形のレジストも使用し得ることを理
解されたい: 最初に、選らばれたポジ形ホトレジストを適当
な溶剤に溶解してその溶液、例えばMCA(メチル
セロソルブアセテート)溶液を得る。次いで、こ
のレジスト溶液をエツチングしようとしている基
板に浸漬法やスピンコート法などで塗布する。塗
布の完了後、オーブンなどでレジストをプリベー
クしてレジスト膜中の溶剤を完全に除去する。プ
リベーク後、適当な露光方法を採用して、例えば
X線、電子線などのような露光用放射エネルギー
線を使用してレジストのパターニング露光を行な
う。露光後、例えば先に使用したMCAなどの現
像液を使用して現像を行ない、露光域のレジスト
膜を溶解除去する。現像に引き続いて、レジスト
の強化を計るために本発明のポストベーク工程を
実施する。例えば、低圧水銀ランプからの253.7n
mの波長を有する遠紫外線光の照射下に、ホツト
プレート上で、約120℃で約60秒間にわたつてレ
ジストをポストベークする。このような一連の処
理を経て得らえるレジストパターンはポジ形であ
り、解像度はもちろんのこと、耐熱性や耐エツチ
ング性にもひときわすぐれている。 発明の実施例 本発明による遠紫外線光照射下におけるポスト
ベークの効果を確認するため、以下に列挙するよ
うないろいろな条件を設定して比較実験を行なつ
た: (i) 対照(現像後処理なし) (ii) ポストベーク 120℃、60秒間) (iii) 紫外線硬化(UVキユア) (200〜360nm、主に253.7nm、60秒間) (iv) ポストベーク(120℃、60秒間) +UVキユア(200〜360nm、主に253.7nm、
60秒間) (v) UVキユア(200〜360nm、60秒間) +ポストベーク(120℃、60秒間) (vi) ポストベーク(120℃、60秒間) +UVキユア(200〜360nm、60秒間) +ポストベーク(120℃、60秒間) (vii) 発明(200〜360nm、主に253.7nm、120
℃、60秒間) なお、これらの処理に先がけて実施したレジス
ト塗布から現像までの一連の工程を説明すると、
次の通りである: ポジレジスト:東京応化(株)製OFPR−800(Mw
=数万)の27.4%溶液を調製し、これをアルミニ
ウム配線層(膜厚1.0μm)を有するシリコン基板
上に膜厚1.1μmでスピンコートした。このレジス
ト塗布基板を窒素雰囲気中で110℃で7分間にわ
たつてプリベークした後、露光用光源としてピー
ク波長360nmの高圧水銀ランプを使用してパタ
ーニング露光を行なつた。しかる後に、現像液と
してTMK−12を使用して現像し、未露光域のレ
ジスト膜を溶解除去した。添付の第5図aに示さ
れるような断面形状を有するポジのレジストパタ
ーンが得られた(図中の1がシリコン基板、2が
アルミニウム層、そして3がレジスト膜である)。 上記した6種類の実験の後に得られたそれぞれ
のレジストパターンを耐熱性及び耐エツチング性
に関して評価した。次のような結果が得られた
(耐熱性及び耐エツチング性の評価を以下に述べ
るように1つの基準でまとめることができたの
で、ここでは“効果”欄に6段階で記載する):処理条件 効果 (i) 対照(処理せず) 0 (ii) ポストベーク 0 (iii) UVキユア 1 (iv) ポストベーク+UVキユア 2 (v) UVキユア+ポストベーク 2 (vi) ポストベーク+UVキユア+ポストベーク4 (vii) 本発明(Deep UVキユア/ポストベーク)
5 効果の評価: 5…優、4…良、3…可、2…難あり、1…不
可、0…評価対象外(著しいダレ) 上記結果から明らかなように、本発明によれ
ば、特別に複雑な処理を行なわなくてもすぐれた
耐熱性/耐エツチング性を得ることができる。比
較例の方法では、ポストベーク、UVキユア及び
ポストベークの繰り返しをやつてはじめて許容し
得る効果:4を達成し得るにすぎない。 さらに、上記した本発明方法をいろいろなベー
ク温度及び時間を使用して繰り返した。次のよう
な結果が得られた。
TECHNICAL FIELD OF THE INVENTION The present invention relates to photolithography. More specifically, the present invention relates to a method of forming a resist pattern useful as a mask, particularly in photolithography of semiconductor integrated circuits. Background of the Technology In recent years, various excellent photoresists have been developed and put into practical use as semiconductor integrated circuits such as ICs and LSIs have become more precise, miniaturized, and highly integrated. In addition to such improvements in materials, research has also been conducted into improving photolithography processes, that is, methods for forming resist patterns useful as masks in photolithography. Prior Art and Problems In conventional resist pattern forming methods, positive photoresists are used more often than negative photoresists, especially because of their superior resolution. This pattern forming method usually involves applying a solution of a selected photoresist onto a semiconductor substrate to obtain a resist-coated substrate, and if necessary, pre-baking this to remove the solvent in the resist coating, and then preparing the resist for use. Patterning exposure is performed using an appropriate exposure light source, the resist film in the exposed area is dissolved and removed by development, and finally, post-baking is performed to improve the adhesion between the substrate and the remaining resist film. By the way, although the final post-bake step is effective for improving the adhesion between the substrate and the resist film as described above, it also strengthens the resist itself, that is, improves the heat resistance and etching resistance of the resist at the same time. Although it has some effect, it is not sufficient. Therefore, for example, when this conventional method is used for etching aluminum wiring, the performance of the formed resist mask is insufficient, and as a result, satisfactory processing accuracy cannot be expected. . OBJECTS OF THE INVENTION It is an object of the present invention to provide a method for forming a resist pattern in which the resulting patterned resist exhibits both excellent heat resistance and etching resistance. Structure of the Invention The present inventor has conducted extensive research to find a new processing process that can replace the post-bake process after patterning exposure and development of a resist-coated semiconductor substrate. However, even if ultraviolet curing is applied instead of post-bake, post-bake and ultraviolet curing, or ultraviolet curing and post-bake are performed sequentially, the three treatments of post-bake, ultraviolet curing and post-bake are combined. Even though
It was not possible to achieve satisfactory heat resistance and etching resistance. However, surprisingly, when post-baking is performed by heating at 140°C or lower under irradiation with far ultraviolet light, that is, when both are performed simultaneously, the heat resistance and etching resistance are improved. It has been found that this can be significantly improved. As used herein, "deep ultraviolet light" refers to light whose main spectral energy peak is within the wavelength range of about 200 to 360 nm. That is, advantageous results can be obtained when post-baking is performed under irradiation with light having such a wavelength, particularly light having a wavelength of approximately 253.7 nm. If the wavelength of the light is below the lower limit of the above range, it is undesirable as ozone may be generated and affect the resist.On the other hand, if the wavelength of the light is above the upper limit of the above range, the surface of the resist film may be damaged. This is not preferable because it may have an adverse effect on the resist pattern, such as the formation of wrinkles. The light source for this far ultraviolet light irradiation includes light sources commonly used in this technical field,
For example, a high pressure mercury lamp, a low pressure mercury lamp, a xenon-mercury lamp, etc. can be used. In the method of the present invention, at a temperature of about 80 to 140°C, about 20 to
Post-bake can be advantageously performed for 100 seconds. Of course, you can arbitrarily select the baking temperature and time within the above range.
Furthermore, it is also possible to select a temperature and time outside the above range as necessary. A heating means such as an oven or a hot plate can be used for post-baking. Although the formation of a resist pattern according to the present invention was briefly explained above, it can be carried out, for example, by the following procedure. Although we will discuss the use of positive-tone resists here, it should be understood that negative-tone resists may also be used if desired: First, the selected positive-tone photoresist is dissolved in a suitable solvent. A solution is obtained, for example an MCA (methyl cellosolve acetate) solution. Next, this resist solution is applied to the substrate to be etched by dipping or spin coating. After coating is completed, the resist is prebaked in an oven or the like to completely remove the solvent in the resist film. After prebaking, the resist is patterned and exposed using an appropriate exposure method using exposure radiant energy beams such as X-rays and electron beams. After exposure, development is performed using the previously used developer such as MCA, and the resist film in the exposed area is dissolved and removed. Following development, a post-bake step of the present invention is performed to strengthen the resist. For example, 253.7n from a low pressure mercury lamp
The resist is post-baked on a hot plate at about 120° C. for about 60 seconds under irradiation with deep ultraviolet light having a wavelength of m. The resist pattern obtained through this series of processes is positive and has excellent resolution as well as heat resistance and etching resistance. Examples of the Invention In order to confirm the effect of post-baking under deep ultraviolet light irradiation according to the present invention, comparative experiments were conducted under various conditions as listed below: (i) Control (post-development treatment) None) (ii) Post-bake 120℃, 60 seconds) (iii) Ultraviolet curing (UV cure) (200-360nm, mainly 253.7nm, 60 seconds) (iv) Post-bake (120℃, 60 seconds) +UV cure ( 200-360nm, mainly 253.7nm,
(v) UV cure (200-360nm, 60 seconds) + post-bake (120℃, 60 seconds) (vi) Post-bake (120℃, 60 seconds) + UV cure (200-360nm, 60 seconds) + post Bake (120℃, 60 seconds) (vii) Invention (200-360nm, mainly 253.7nm, 120
℃, 60 seconds) The series of steps from resist coating to development that were carried out prior to these treatments will be explained as follows.
It is as follows: Positive resist: OFPR-800 manufactured by Tokyo Ohka Co., Ltd. (Mw
A 27.4% solution of 1.0 μm in thickness was prepared and spin-coated to a thickness of 1.1 μm on a silicon substrate having an aluminum wiring layer (1.0 μm in thickness). After prebaking this resist-coated substrate at 110° C. for 7 minutes in a nitrogen atmosphere, patterning exposure was performed using a high-pressure mercury lamp with a peak wavelength of 360 nm as an exposure light source. Thereafter, development was carried out using TMK-12 as a developer to dissolve and remove the resist film in the unexposed area. A positive resist pattern having a cross-sectional shape as shown in the attached FIG. 5a was obtained (in the figure, 1 is a silicon substrate, 2 is an aluminum layer, and 3 is a resist film). Each resist pattern obtained after the six types of experiments described above was evaluated for heat resistance and etching resistance. The following results were obtained (we were able to summarize the evaluation of heat resistance and etching resistance using one standard as described below, so we will list them here in 6 stages in the "Effect" column): Treatment Condition effects (i) Control (no treatment) 0 (ii) Post-bake 0 (iii) UV cure 1 (iv) Post-bake + UV cure 2 (v) UV cure + post-bake 2 (vi) Post-bake + UV cure + post Bake 4 (vii) The present invention (Deep UV cure/post bake)
5 Evaluation of effects: 5...Excellent, 4...Good, 3...Fair, 2...Difficult, 1...Unsatisfactory, 0...Not eligible for evaluation (significant sagging) As is clear from the above results, according to the present invention, special Excellent heat resistance/etching resistance can be obtained without any complicated treatment. In the method of the comparative example, an acceptable effect of 4 can only be achieved by repeating post-bake, UV cure and post-bake. Additionally, the method of the invention described above was repeated using various bake temperatures and times. The following results were obtained.

【表】 高いベーク温度を適用した場合、レジスト膜が
ダレて少しも良い結果が得られなかつた。 さらに、比較のため、常温(20℃)での
DeepUVキユアを実施した。以下に示すように、
長時間(120秒)経過後にはじめて本発明と同等
の効果:5が得られた:
[Table] When a high baking temperature was applied, the resist film sagged and no good results were obtained. Furthermore, for comparison, at room temperature (20℃)
DeepUV cure was performed. As shown below,
Effect equivalent to the present invention: 5 was obtained only after a long period of time (120 seconds) had passed:

【表】 効果の評価基準 上記したように効果を評価するに当つて、次の
ような評価基準を設けた: 上記したようにしてレジスト塗布から現像まで
の一連の工程を終了する。現像直後のレジスト膜
のプロフアイルは先に説明した通りほぼ第5図の
aに示される通りである。このレジスト膜を170
℃で加熱すると、加熱時間の長短によつてプロフ
アイルがいろいろに変化する。例えば、第4図a
に示されるようにレジスト膜3の端部の角がとれ
る程度のものから第1図aに示されるように顕著
なレジストのダレを生じるものまで、そして図示
しないけれどもレジストが完全にダレてしまつて
評価対象となり得ないものまで、いろいろなプロ
フアイルが得られる。さらに、これらのレジスト
膜をマスクとしてリアクテイブ・イオンエツチン
グを行なうと、それぞれ第1図b〜第5図bに示
されるようなプロフアイルが得られる。これらの
結果を総合して、第1図a,bの如きプロフアイ
ルを生じるものに1(不可)、第2図a,bの如き
プロフアイルを生じるものに2(難あり)、第3図
a,bの如きプロフアイルを生じるものに3
(可)、第4図a,bの如きプロフアイルを生じる
ものに4(良)、第5図a,bの如きプロフアイル
を生じるものに5(優)、そしてレジストのダレが
著しくてプロフアイルを確定し得なかつたものに
0(評価対象外)の評価を与えた。 発明の効果 本発明によれば、何らの複雑な工程を伴なわな
いで、まだ、長い時間をかけることなく、耐熱性
及び耐エツチング性にすぐれたレジストパターン
を得ることができる。
[Table] Evaluation Criteria for Effects In evaluating the effects as described above, the following evaluation criteria were established: As described above, the series of steps from resist coating to development is completed. As described above, the profile of the resist film immediately after development is approximately as shown in FIG. 5a. This resist film is 170
When heated at ℃, the profile changes in various ways depending on the length of heating time. For example, Figure 4a
As shown in FIG. 1A, the edges of the resist film 3 are slightly rounded, and as shown in FIG. Various profiles can be obtained, including ones that cannot be evaluated. Furthermore, when reactive ion etching is performed using these resist films as masks, profiles as shown in FIGS. 1b to 5b are obtained, respectively. Combining these results, a rating of 1 (unsatisfactory) is given to those that produce profiles such as those shown in Figure 1 a and b, a rating of 2 (difficult) is given to those that produce profiles such as those shown in Figure 2 a and b, and a rating of 2 (difficult) is given to those that produce profiles such as those shown in Figure 2 a and b. 3 for those that produce profiles such as a and b
(Acceptable), 4 (Good) for the profile shown in Figure 4 a, b, 5 (Excellent) for the profile shown in Figure 5 a, b, and 5 (Excellent) for the profile shown in Figure 5 a, b. Those for which the isle could not be determined were given a rating of 0 (not subject to evaluation). Effects of the Invention According to the present invention, a resist pattern with excellent heat resistance and etching resistance can be obtained without any complicated steps and without taking a long time.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図a,b;第2図a,b;第3図a,b;
第4図a,b;及び第5図a,bは、それぞれ、
本発明で問題とするところの耐熱性及び耐エツチ
ング性の評価基準を示したものである。 図中の1は基板、2はアルミニウム層、2′は
エツチング後のそれ、そして3はレジスト膜であ
る。
Figure 1 a, b; Figure 2 a, b; Figure 3 a, b;
Figure 4 a, b; and Figure 5 a, b are, respectively,
This figure shows evaluation criteria for heat resistance and etching resistance, which are the issues of the present invention. In the figure, 1 is the substrate, 2 is the aluminum layer, 2' is the aluminum layer after etching, and 3 is the resist film.

Claims (1)

【特許請求の範囲】 1 パターニング露光及び現像の完了した後のレ
ジスト塗布半導体基板を遠紫外線光の照射下に、
140℃以下で加熱することによつてポストベーク
することを特徴とするレジストパターンの形成方
法。 2 前記遠紫外線光はその主たる分光エネルギー
ピークを200〜360nmの波長範囲内に有する、特
許請求の範囲第1項に記載の方法。 3 前記遠紫外線光はその主たる分光エネルギー
ピークを253.7nmの波長を有する、特許請求の範
囲第2項に記載の方法。 4 前記ポストベークを約80〜140℃の温度で約
20〜100秒間にわたつて実施する、特許請求の範
囲第1項に記載の方法。
[Claims] 1. A resist-coated semiconductor substrate after patterning exposure and development is irradiated with deep ultraviolet light,
A method for forming a resist pattern, characterized by post-baking by heating at 140°C or lower. 2. The method according to claim 1, wherein the deep ultraviolet light has its main spectral energy peak within a wavelength range of 200 to 360 nm. 3. The method of claim 2, wherein the deep ultraviolet light has its main spectral energy peak at a wavelength of 253.7 nm. 4. Post-bake at a temperature of about 80 to 140°C.
A method according to claim 1, which is carried out for a period of 20 to 100 seconds.
JP59001302A 1984-01-10 1984-01-10 Forming method of resist pattern Granted JPS60145616A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59001302A JPS60145616A (en) 1984-01-10 1984-01-10 Forming method of resist pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59001302A JPS60145616A (en) 1984-01-10 1984-01-10 Forming method of resist pattern

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP5185245A Division JPH06186755A (en) 1993-07-01 1993-07-27 Formation of resist pattern

Publications (2)

Publication Number Publication Date
JPS60145616A JPS60145616A (en) 1985-08-01
JPH0463535B2 true JPH0463535B2 (en) 1992-10-12

Family

ID=11497680

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59001302A Granted JPS60145616A (en) 1984-01-10 1984-01-10 Forming method of resist pattern

Country Status (1)

Country Link
JP (1) JPS60145616A (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5066561A (en) * 1984-06-11 1991-11-19 Hoechst Celanese Corporation Method for producing and using a positive photoresist with o-quinone diazide, novolak, and propylene glycol alkyl ether acetate
US5143814A (en) * 1984-06-11 1992-09-01 Hoechst Celanese Corporation Positive photoresist compositions with o-quinone diazide, novolak and propylene glycol alkyl ether acetate
EP0226741B1 (en) * 1985-10-25 1989-08-02 Hoechst Celanese Corporation Process for producing a positive photoresist
JP2552648B2 (en) * 1985-12-02 1996-11-13 東京応化工業 株式会社 Stabilization method of positive photoresist pattern
JPS62162330A (en) * 1986-01-13 1987-07-18 Ushio Inc Resist processing
JPS62215265A (en) * 1986-03-17 1987-09-21 Ushio Inc Treatment of photoresist
JPS63115337A (en) * 1986-11-04 1988-05-19 Matsushita Electronics Corp Processing of photoresist
JPH0740543B2 (en) * 1987-02-17 1995-05-01 松下電子工業株式会社 Method for manufacturing semiconductor device
JPH07280739A (en) * 1994-04-07 1995-10-27 Matsushita Electron Corp Foreign matter inspecting method
JP4730533B2 (en) * 2005-09-21 2011-07-20 セイコーエプソン株式会社 Substrate treatment method
JP6393148B2 (en) * 2014-10-23 2018-09-19 株式会社Screenホールディングス Heat treatment method and heat treatment apparatus
JP6383281B2 (en) * 2014-12-16 2018-08-29 株式会社Screenホールディングス Heat treatment method
WO2016063743A1 (en) * 2014-10-23 2016-04-28 株式会社Screenホールディングス Heat treatment method and heat treatment apparatus

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55148423A (en) * 1979-05-07 1980-11-19 Chiyou Lsi Gijutsu Kenkyu Kumiai Method of pattern formation
JPS57106029A (en) * 1980-12-23 1982-07-01 Nippon Telegr & Teleph Corp <Ntt> Formation of high-heat-resistant, negative type resist pattern

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55148423A (en) * 1979-05-07 1980-11-19 Chiyou Lsi Gijutsu Kenkyu Kumiai Method of pattern formation
JPS57106029A (en) * 1980-12-23 1982-07-01 Nippon Telegr & Teleph Corp <Ntt> Formation of high-heat-resistant, negative type resist pattern

Also Published As

Publication number Publication date
JPS60145616A (en) 1985-08-01

Similar Documents

Publication Publication Date Title
JPH0463535B2 (en)
JPH07261392A (en) Chemical amplification resist and resist pattern forming method using the same
JP3373147B2 (en) Photoresist film and pattern forming method thereof
JP2002064059A (en) Method for forming fine pattern of semiconductor element
JPS60115222A (en) Ultra-fine pattern formation
JPH02115853A (en) Production of semiconductor device
JPH033213B2 (en)
JPS58118641A (en) Radiation sensitive positive type resist for forming fine pattern
JPH0210824A (en) Electron-beam resist developing method
JPH0740543B2 (en) Method for manufacturing semiconductor device
JPH06186755A (en) Formation of resist pattern
JPH03276157A (en) Pattern forming method
JP2506637B2 (en) Pattern forming method
Gogolides et al. Wet silylation and dry development with the AZ 5214TM photoresist
JPH0334053B2 (en)
JPH09171951A (en) Formation of resist pattern
JPS6156867B2 (en)
TW523807B (en) Method for improving photolithography pattern profile
KR100464654B1 (en) Method for forming contact hole of semiconductor device
JPS63215040A (en) Method of hardening resist
JPS58200534A (en) Forming method for pattern
JPH0513325A (en) Pattern formation method
JPH0550845B2 (en)
JPS61129645A (en) Formation of electron beam resist pattern
JPH0425114A (en) Resist pattern forming method