JP7226618B2 - Transmitting device, transmitting method, receiving device, and receiving method - Google Patents

Description

The present technology relates to a transmitting device, a transmitting method, a receiving device, and a receiving method, and in particular, for example, in data transmission using an LDPC code, a transmitting device and a transmitting method that can ensure good communication quality. , a receiving device, and a receiving method.

LDPC (Low Density Parity Check) code has a high error correction capability, and in recent years, for example, DVB (Digital Video Broadcasting)-S.2 in Europe, etc., DVB-T.2, DVB-C.2, It is widely used in transmission systems such as digital broadcasting such as ATSC (Advanced Television Systems Committee) 3.0 in the United States (for example, see Non-Patent Document 1).

Recent studies have shown that LDPC codes can achieve performance close to the Shannon limit as the code length increases, similar to turbo codes and the like. In addition, LDPC codes have the property that the minimum distance is proportional to the code length, so as their characteristics, block error probability characteristics are good, and furthermore, the so-called error floor phenomenon observed in decoding characteristics such as turbo codes is reduced. Another advantage is that it rarely occurs.

ATSC Standard: Physical Layer Protocol (A/322), 7 September 2016

In data transmission using LDPC codes, for example, the LDPC code is a symbol of quadrature modulation (digital modulation) such as QPSK (Quadrature Phase Shift Keying) (symbolized), and the symbol is a signal point of quadrature modulation. Mapped and sent.

Data transmission using LDPC codes as described above is spreading worldwide, and there is a demand to ensure good communication (transmission) quality.

The present technology has been made in view of such circumstances, and is intended to ensure good communication quality in data transmission using LDPC codes.

A first transmission method/apparatus of the present technology includes an encoding step/unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and an encoding rate r of 3/16; A group-wise interleaving step/unit that performs group-wise interleaving that interleaves the LDPC code in units of 360-bit bit groups, and the LDPC code in units of 4 bits, 16 signal points of UC (Uniform Constellation) of 16QAM In the group-wise interleaving, the i + 1th bit group from the beginning of the LDPC code is defined as a bit group i, and the bits of the 69120-bit LDPC code The sequence of groups 0 through 191 is the
154, 106, 99, 177, 191, 55, 189, 181, 22, 62, 80, 114, 110, 141, 83, 103, 169, 156, 130, 186, 92, 45, 68, 126, 112, 185, 160, 158, 17, 145, 162, 127, 152, 174, 134, 18, 157, 120, 3, 29, 13, 135, 173, 86, 73, 150, 46, 153, 33, 61, 142, 102, 171, 168, 78, 77, 139, 85, 176, 163, 128, 101, 42, 2, 14, 38, 10, 125, 90, 30, 63, 172, 47, 108, 89, 0, 32, 94, 23, 34, 59, 35, 129, 12, 146, 8, 60, 27, 147, 180, 100, 87, 184, 167, 36, 79, 138, 4, 95, 148, 72, 54, 91, 182, 28, 133, 164, 175, 123, 107, 137, 88, 44, 116, 69, 7, 31, 124, 144, 105, 170, 6, 165, 15, 161, 24, 58, 70, 11, 56, 143, 111, 104, 74, 67, 109, 82, 21, 52, 9, 71, 48, 26, 117, 50, 149, 140, 20, 57, 136, 113, 64, 151, 190, 131, 19, 51, 96, 76, 1, 97, 40, 53, 84, 166, 75, 159, 98, 81, 49, 66, 188, 118, 39, 132, 187, 25, 119, 41, 122, 16, 5, 93, 115, 178, 65, 121, 37, 155, 183, 43, 179
, and the parity check matrix is an M1 row K column represented by a predetermined value M1 and the information length K = N × r of the LDPC code, the upper left A matrix of the parity check matrix, M1 row M1 A step-structured B matrix adjacent to the right of said A matrix, and a Z matrix of M1 rows NK-M1 columns, which is a zero matrix adjacent to the right of said B matrix, and NK-M1 rows K+M1 columns of columns. , a C matrix adjacent below the A matrix and the B matrix, and a D matrix that is a unit matrix adjacent to the right of the C matrix in NK-M1 rows and NK-M1 columns, and the predetermined value M1 is 1800, the A matrix and the C matrix are represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table representing the positions of elements of 1 in the A matrix and the C matrix for every 360 columns and
126 1125 1373 4698 5254 17832 23701 31126 33867 46596 46794 48392 49352 51151 52100 55162
794 1435 1552 4483 14668 16919 21871 36755 42132 43323 46650 47676 50412 53484 54886 55333
698 1356 1519 5555 6877 8407 8414 14248 17811 22998 28378 40695 46542 52817 53284 55968
457 493 1080 2261 4637 5314 9670 11171 12679 29201 35980 43792 44337 47131 49880 55301
467 721 1484 5326 8676 11727 15221 17477 21390 22224 27074 28845 37670 38917 40996 43851
305 389 526 9156 11091 12367 13337 14299 22072 25367 29827 30710 37688 44321 48351 54663
23 342 1426 5889 7362 8213 8512 10655 14549 15486 26010 30403 32196 36341 37705 45137
123 429 485 4093 6933 11291 11639 12558 20096 22292 24696 32438 34615 38061 40659 51577
920 1086 1257 8839 10010 13126 14367 18612 23252 23777 32883 32982 35684 40534 53318 55947
579 937 1593 2549 12702 17659 19393 20047 25145 27792 30322 33311 39737 42052 50294 53363
116 883 1067 9847 10660 12052 18157 20519 21191 24139 27132 27643 30745 33852 37692 37724
915 1154 1698 5197 5249 13741 25043 29802 31354 32707 33804 36856 39887 41245 42065 50240
317 1304 1770 12854 14018 14061 16657 24029 24408 34493 35322 35755 38593 47428 53811 55008
163 216 719 5541 13996 18754 19287 24293 38575 39520 43058 43395 45390 46665 50706 55269
42 415 1326 2553 7963 14878 17850 21757 22166 32986 39076 39267 46154 46790 52877 53780
593 1511 1515 13942 14258 14432 24537 38229 38251 40975 41350 43490 44880 45278 46574 51442
219 262 955 1978 10654 13021 16873 23340 27412 32762 40024 42723 45976 46603 47761 54095
632 944 1598 12924 17942 18478 26487 28036 42462 43513 44487 44584 48245 53274 54343 55453
501 912 1656 2009 6339 15581 20597 26886 32241 34471 37497 43009 45977 46587 46821 51187
610 713 1619 5176 6122 6445 8044 12220 14126 32911 38647 40715 45111 47872 50111 55027
258 445 1137 4517 5846 7644 15604 16606 16969 17622 20691 34589 35808 43692 45126 49527
612 854 1521 13045 14525 15821 21096 23774 24274 25855 26266 27296 30033 40847 44681 46072
714 876 1365 5836 10004 15778 17044 22417 26397 31508 32354 37917 42049 50828 50947 54052
1338 1595 1718 4722 4981 12275 13632 15276 15547 17668 21645 26616 29044 39417 39669 53539
687 721 1054 5918 10421 13356 15941 17657 20704 21564 23649 35798 36475 46109 46414 49845
734 1635 1666 9737 23679 24394 24784 26917 27334 28772 29454 35246 35512 37169 39638 44309
469 918 1212 3912 10712 13084 13906 14000 16602 18040 18697 25940 30677 44811 50590 52018
70 332 496 6421 19082 19665 25460 27377 27378 31086 36629 37104 37236 37771 38622 40678
48 142 1668 2102 3421 10462 13086 13671 24889 36914 37586 40166 42935 49052 49205 52170
294 616 840 2360 5386 7278 10202 15133 24149 24629 27338 28672 31892 39559 50438 50453
517 946 1043 2563 3416 6620 8572 10920 31906 32685 36852 40521 46898 48369 48700 49210
1325 1424 1741 11692 11761 19152 19732 28863 30563 34985 42394 44802 49339 54524 55731
664 1340 1437 9442 10378 12176 18760 19872 21648 34682 37784 40545 44808 47558 53061
378 705 1356 16007 16336 19543 21682 28716 30262 34500 40335 44238 48274 50341 52887
999 1202 1328 10688 11514 11724 15674 21039 35182 36272 41441 42542 52517 54945 56157
247 384 1270 6610 10335 24421 25984 27761 38728 41010 46216 46892 47392 48394 51471
10091 10124 12187 13741 18018 20438 21412 24163 35862 36925 37532 46234
7860 8123 8712 17553 20624 29410 29697 29853 43483 43603 53476 53737
11547 11741 19045 20400 23052 28251 32038 44283 50596 53622 55875 55888
3825 11292 11723 13819 26483 28571 33319 33721 34911 37766 47843 48667
10114 10336 14710 15586 19531 22471 27945 28397 45637 46131 47760 52375
is a transmission method/apparatus.

A first receiving apparatus/method of the present technology includes an encoding unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and an encoding rate r of 3/16; A group-wise interleaving unit that performs group-wise interleaving that interleaves the code in units of 360-bit bit groups, and the LDPC code in units of 4 bits, any of 16 signal points of UC (Uniform Constellation) of 16QAM In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and bit groups 0 to 191 of the 69120-bit LDPC code are arranged. , the bit group
154, 106, 99, 177, 191, 55, 189, 181, 22, 62, 80, 114, 110, 141, 83, 103, 169, 156, 130, 186, 92, 45, 68, 126, 112, 185, 160, 158, 17, 145, 162, 127, 152, 174, 134, 18, 157, 120, 3, 29, 13, 135, 173, 86, 73, 150, 46, 153, 33, 61, 142, 102, 171, 168, 78, 77, 139, 85, 176, 163, 128, 101, 42, 2, 14, 38, 10, 125, 90, 30, 63, 172, 47, 108, 89, 0, 32, 94, 23, 34, 59, 35, 129, 12, 146, 8, 60, 27, 147, 180, 100, 87, 184, 167, 36, 79, 138, 4, 95, 148, 72, 54, 91, 182, 28, 133, 164, 175, 123, 107, 137, 88, 44, 116, 69, 7, 31, 124, 144, 105, 170, 6, 165, 15, 161, 24, 58, 70, 11, 56, 143, 111, 104, 74, 67, 109, 82, 21, 52, 9, 71, 48, 26, 117, 50, 149, 140, 20, 57, 136, 113, 64, 151, 190, 131, 19, 51, 96, 76, 1, 97, 40, 53, 84, 166, 75, 159, 98, 81, 49, 66, 188, 118, 39, 132, 187, 25, 119, 41, 122, 16, 5, 93, 115, 178, 65, 121, 37, 155, 183, 43, 179
, and the parity check matrix is an M1 row K column represented by a predetermined value M1 and the information length K = N × r of the LDPC code, the upper left A matrix of the parity check matrix, M1 row M1 A step-structured B matrix adjacent to the right of said A matrix, and a Z matrix of M1 rows NK-M1 columns, which is a zero matrix adjacent to the right of said B matrix, and NK-M1 rows K+M1 columns of columns. , a C matrix adjacent below the A matrix and the B matrix, and a D matrix that is a unit matrix adjacent to the right of the C matrix in NK-M1 rows and NK-M1 columns, and the predetermined value M1 is 1800, the A matrix and the C matrix are represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table representing the positions of elements of 1 in the A matrix and the C matrix for every 360 columns and
126 1125 1373 4698 5254 17832 23701 31126 33867 46596 46794 48392 49352 51151 52100 55162
794 1435 1552 4483 14668 16919 21871 36755 42132 43323 46650 47676 50412 53484 54886 55333
698 1356 1519 5555 6877 8407 8414 14248 17811 22998 28378 40695 46542 52817 53284 55968
457 493 1080 2261 4637 5314 9670 11171 12679 29201 35980 43792 44337 47131 49880 55301
467 721 1484 5326 8676 11727 15221 17477 21390 22224 27074 28845 37670 38917 40996 43851
305 389 526 9156 11091 12367 13337 14299 22072 25367 29827 30710 37688 44321 48351 54663
23 342 1426 5889 7362 8213 8512 10655 14549 15486 26010 30403 32196 36341 37705 45137
123 429 485 4093 6933 11291 11639 12558 20096 22292 24696 32438 34615 38061 40659 51577
920 1086 1257 8839 10010 13126 14367 18612 23252 23777 32883 32982 35684 40534 53318 55947
579 937 1593 2549 12702 17659 19393 20047 25145 27792 30322 33311 39737 42052 50294 53363
116 883 1067 9847 10660 12052 18157 20519 21191 24139 27132 27643 30745 33852 37692 37724
915 1154 1698 5197 5249 13741 25043 29802 31354 32707 33804 36856 39887 41245 42065 50240
317 1304 1770 12854 14018 14061 16657 24029 24408 34493 35322 35755 38593 47428 53811 55008
163 216 719 5541 13996 18754 19287 24293 38575 39520 43058 43395 45390 46665 50706 55269
42 415 1326 2553 7963 14878 17850 21757 22166 32986 39076 39267 46154 46790 52877 53780
593 1511 1515 13942 14258 14432 24537 38229 38251 40975 41350 43490 44880 45278 46574 51442
219 262 955 1978 10654 13021 16873 23340 27412 32762 40024 42723 45976 46603 47761 54095
632 944 1598 12924 17942 18478 26487 28036 42462 43513 44487 44584 48245 53274 54343 55453
501 912 1656 2009 6339 15581 20597 26886 32241 34471 37497 43009 45977 46587 46821 51187
610 713 1619 5176 6122 6445 8044 12220 14126 32911 38647 40715 45111 47872 50111 55027
258 445 1137 4517 5846 7644 15604 16606 16969 17622 20691 34589 35808 43692 45126 49527
612 854 1521 13045 14525 15821 21096 23774 24274 25855 26266 27296 30033 40847 44681 46072
714 876 1365 5836 10004 15778 17044 22417 26397 31508 32354 37917 42049 50828 50947 54052
1338 1595 1718 4722 4981 12275 13632 15276 15547 17668 21645 26616 29044 39417 39669 53539
687 721 1054 5918 10421 13356 15941 17657 20704 21564 23649 35798 36475 46109 46414 49845
734 1635 1666 9737 23679 24394 24784 26917 27334 28772 29454 35246 35512 37169 39638 44309
469 918 1212 3912 10712 13084 13906 14000 16602 18040 18697 25940 30677 44811 50590 52018
70 332 496 6421 19082 19665 25460 27377 27378 31086 36629 37104 37236 37771 38622 40678
48 142 1668 2102 3421 10462 13086 13671 24889 36914 37586 40166 42935 49052 49205 52170
294 616 840 2360 5386 7278 10202 15133 24149 24629 27338 28672 31892 39559 50438 50453
517 946 1043 2563 3416 6620 8572 10920 31906 32685 36852 40521 46898 48369 48700 49210
1325 1424 1741 11692 11761 19152 19732 28863 30563 34985 42394 44802 49339 54524 55731
664 1340 1437 9442 10378 12176 18760 19872 21648 34682 37784 40545 44808 47558 53061
378 705 1356 16007 16336 19543 21682 28716 30262 34500 40335 44238 48274 50341 52887
999 1202 1328 10688 11514 11724 15674 21039 35182 36272 41441 42542 52517 54945 56157
247 384 1270 6610 10335 24421 25984 27761 38728 41010 46216 46892 47392 48394 51471
10091 10124 12187 13741 18018 20438 21412 24163 35862 36925 37532 46234
7860 8123 8712 17553 20624 29410 29697 29853 43483 43603 53476 53737
11547 11741 19045 20400 23052 28251 32038 44283 50596 53622 55875 55888
3825 11292 11723 13819 26483 28571 33319 33721 34911 37766 47843 48667
10114 10336 14710 15586 19531 22471 27945 28397 45637 46131 47760 52375
is a receiving device/method comprising a group-wise deinterleaving unit/step that restores the sequence of the LDPC codes after group-wise interleaving, which is obtained from the data transmitted from the transmitting device.

A second transmission method/apparatus of the present technology includes an encoding step/unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and an encoding rate r of 5/16; A group-wise interleaving step/unit that performs group-wise interleaving that interleaves the LDPC code in units of 360-bit bit groups, and the LDPC code in units of 4 bits, 16 signal points of UC (Uniform Constellation) of 16QAM In the group-wise interleaving, the i + 1th bit group from the beginning of the LDPC code is defined as a bit group i, and the bits of the 69120-bit LDPC code The sequence of groups 0 through 191 is the
1, 182, 125, 0, 121, 47, 63, 154, 76, 99, 82, 163, 102, 166, 28, 189, 56, 67, 54, 39, 40, 185, 184, 65, 179, 4, 91, 87, 137, 170, 98, 71, 169, 49, 73, 37, 11, 143, 150, 123, 93, 62, 3, 50, 26, 140, 178, 95, 183, 33, 21, 53, 112, 128, 118, 120, 106, 139, 32, 130, 173, 132, 156, 119, 83, 176, 159, 13, 145, 36, 30, 113, 2, 41, 147, 174, 94, 88, 92, 60, 165, 59, 25, 161, 100, 85, 81, 61, 138, 48, 177, 77, 6, 22, 16, 43, 115, 23, 12, 66, 70, 9, 164, 122, 58, 105, 69, 42, 38, 19, 24, 180, 175, 74, 160, 34, 101, 72, 114, 142, 20, 8, 15, 190, 144, 104, 79, 172, 148, 31, 168, 10, 107, 14, 35, 52, 134, 126, 167, 149, 116, 186, 17, 162, 151, 5, 136, 55, 44, 110, 158, 46, 191, 29, 153, 155, 117, 188, 131, 97, 146, 103, 78, 109, 129, 57, 111, 45, 68, 157, 84, 141, 89, 64, 7, 108, 152, 75, 18, 96, 133, 171, 86, 181, 127, 27, 124, 187, 135, 80, 51, 90
, and the parity check matrix is an M1 row K column represented by a predetermined value M1 and the information length K = N × r of the LDPC code, the upper left A matrix of the parity check matrix, M1 row M1 A step-structured B matrix adjacent to the right of said A matrix, and a Z matrix of M1 rows NK-M1 columns, which is a zero matrix adjacent to the right of said B matrix, and NK-M1 rows K+M1 columns of columns. , a C matrix adjacent below the A matrix and the B matrix, and a D matrix that is a unit matrix adjacent to the right of the C matrix in NK-M1 rows and NK-M1 columns, and the predetermined value M1 is 1800, the A matrix and the C matrix are represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table representing the positions of elements of 1 in the A matrix and the C matrix for every 360 columns and
152 1634 7484 23081 24142 26799 33620 40989 41902 44319 44378 45067
140 701 5137 7313 12672 16929 20359 27052 30236 33846 36254 46973
748 769 2891 7812 9964 15629 19104 20551 25796 28144 31518 34124
542 976 2279 18904 20877 24190 25903 28129 36804 41152 41957 46888
173 960 2926 11682 12304 13284 18037 22702 30255 33718 34073 37152
78 1487 4898 7472 8033 10631 11732 19334 24577 34586 38651 43639
594 1095 1857 2368 8909 17295 17546 21865 23257 31273 37013 41454
72 419 1596 7849 16093 23167 26923 31883 36092 40348 44500
866 1120 1568 1986 3532 20094 21663 26664 26970 33542 42578
868 917 1216 12018 15402 20691 24736 33133 36692 40276 46616
955 1070 1749 7988 10235 19174 22733 24283 27985 38200 44029
613 1729 1787 19542 21227 21376 31057 36104 36874 38078 42445
86 1555 1644 4633 14402 14997 25724 31382 31911 32224 43900
353 1132 1246 5544 7248 17887 25769 27008 28773 33188 44663
600 958 1376 6417 6814 17587 20680 25376 29522 31396 40526
179 528 1472 2481 5589 15696 20148 28040 29690 32370 42163
122 144 681 6613 11230 20862 26396 27737 35928 39396 42713
934 1256 1420 3881 4487 5830 7897 9587 17940 40333 41925
622 1458 1490 16541 18443 19401 24860 26981 28157 32875 38755
1017 1143 1511 2169 17322 24662 25971 29149 31450 31670 34779
935 1084 1534 2918 10596 11534 17476 27269 30344 31104 37975
173 532 1766 8001 10483 17002 19002 26759 31006 43466 47443
221 610 1795 9197 11770 12793 14875 30177 30610 42274 43888
188 439 1332 7030 9246 15150 26060 26541 27190 28259 36763
812 1643 1750 7446 7888 7995 18804 21646 28995 30727 39065
44 481 555 5618 9621 9873 19182 22059 42510 45343 46058
156 532 1799 6258 18733 19988 23237 27657 30835 34738 39503
1128 1553 1790 8372 11543 13764 17062 28627 38502 40796 42461
564 777 1286 3446 5566 12105 16038 18918 21802 25954 28137
1167 1178 1770 4151 11422 11833 16823 17799 19188 22517 29979
576 638 1364 12257 22028 24243 24297 31788 36398 38409 47211
334 592 940 2865 12075 12708 21452 31961 32150 35723 46278
1205 1267 1721 9293 18685 18917 23490 27678 37645 40114 45733
189 628 821 17066 19218 21462 25452 26858 38408 38941 42354
190 951 1019 5572 7135 15647 32613 33863 33981 35670 43727
84 1003 1597 12597 15567 21221 21891 23151 23964 24816 46178
756 1262 1345 6694 6893 9300 9497 17950 19082 35668 38447
848 948 1560 6591 12529 12535 20567 23882 34481 46531 46541
504 631 777 10585 12330 13822 15388 23332 27688 35955 38051
676 1484 1575 2215 5830 6049 13558 25034 33602 35663 41025
1298 1427 1732 13930 15611 19462 20975 23200 30460 30682 34883
1491 1593 1615 4289 7010 10264 21047 26704 27024 29658 46766
969 1730 1748 2217 7181 7623 15860 21332 28133 28998 36077
302 1216 1374 5177 6849 7239 10255 34952 37908 39911 41738
220 362 1491 5235 5439 22708 29228 29481 33272 36831 46487
4 728 1279 4579 8325 8505 27604 31437 33574 41716 45082
472 735 1558 4454 6957 14867 18307 22437 38304 42054 45307
85 466 851 3669 7119 32748 32845 41914 42595 42600 45101
52 553 824 2994 4569 12505 24738 33258 37121 43381 44753
37 495 1553 7684 8908 12412 15563 16461 17872 29292 30619
254 1057 1481 9971 18408 19815 28569 29164 39281 42723 45604
16 1213 1614 4352 8091 8847 10022 24394 35661 43800 44362
395 750 888 2582 3772 4151 26025 36367 42326 42673 47393
862 1379 1441 6413 25621 28378 34869 35491 41774 44165 45411
46 213 1597 2771 4694 4923 17101 17212 19347 22002 43226
1339 1544 1610 13522 14840 15355 29399 30125 33685 36350 37672
251 1162 1260 9766 13137 34769 36646 43313 43736 43828 45151
214 1002 1688 5357 19091 19213 24460 28843 32869 35013 39791
646 733 1735 11175 11336 12043 22962 33892 35646 37116 38655
293 927 1064 4818 5842 10983 12871 17804 33127 41604 46588
10927 15514 22748 34850 37645 40669 41583 44090
3329 7548 8092 11659 16832 35304 46738 46888
3510 5915 9603 30333 37198 42866 44361 46416
2575 5311 9421 13410 15375 34017 37136 43990
12468 14492 24417 26394 38565 38936 41899 45593
is a transmission method/apparatus.

A second receiving apparatus/method of the present technology includes an encoding unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and a coding rate r of 5/16; A group-wise interleaving unit that performs group-wise interleaving that interleaves the code in units of 360-bit bit groups, and the LDPC code in units of 4 bits, any of 16 signal points of UC (Uniform Constellation) of 16QAM In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and bit groups 0 to 191 of the 69120-bit LDPC code are arranged. , the bit group
1, 182, 125, 0, 121, 47, 63, 154, 76, 99, 82, 163, 102, 166, 28, 189, 56, 67, 54, 39, 40, 185, 184, 65, 179, 4, 91, 87, 137, 170, 98, 71, 169, 49, 73, 37, 11, 143, 150, 123, 93, 62, 3, 50, 26, 140, 178, 95, 183, 33, 21, 53, 112, 128, 118, 120, 106, 139, 32, 130, 173, 132, 156, 119, 83, 176, 159, 13, 145, 36, 30, 113, 2, 41, 147, 174, 94, 88, 92, 60, 165, 59, 25, 161, 100, 85, 81, 61, 138, 48, 177, 77, 6, 22, 16, 43, 115, 23, 12, 66, 70, 9, 164, 122, 58, 105, 69, 42, 38, 19, 24, 180, 175, 74, 160, 34, 101, 72, 114, 142, 20, 8, 15, 190, 144, 104, 79, 172, 148, 31, 168, 10, 107, 14, 35, 52, 134, 126, 167, 149, 116, 186, 17, 162, 151, 5, 136, 55, 44, 110, 158, 46, 191, 29, 153, 155, 117, 188, 131, 97, 146, 103, 78, 109, 129, 57, 111, 45, 68, 157, 84, 141, 89, 64, 7, 108, 152, 75, 18, 96, 133, 171, 86, 181, 127, 27, 124, 187, 135, 80, 51, 90
, and the parity check matrix is an M1 row K column represented by a predetermined value M1 and the information length K = N × r of the LDPC code, the upper left A matrix of the parity check matrix, M1 row M1 A step-structured B matrix adjacent to the right of said A matrix, and a Z matrix of M1 rows NK-M1 columns, which is a zero matrix adjacent to the right of said B matrix, and NK-M1 rows K+M1 columns of columns. , a C matrix adjacent below the A matrix and the B matrix, and a D matrix that is a unit matrix adjacent to the right of the C matrix in NK-M1 rows and NK-M1 columns, and the predetermined value M1 is 1800, the A matrix and the C matrix are represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table representing the positions of elements of 1 in the A matrix and the C matrix for every 360 columns and
152 1634 7484 23081 24142 26799 33620 40989 41902 44319 44378 45067
140 701 5137 7313 12672 16929 20359 27052 30236 33846 36254 46973
748 769 2891 7812 9964 15629 19104 20551 25796 28144 31518 34124
542 976 2279 18904 20877 24190 25903 28129 36804 41152 41957 46888
173 960 2926 11682 12304 13284 18037 22702 30255 33718 34073 37152
78 1487 4898 7472 8033 10631 11732 19334 24577 34586 38651 43639
594 1095 1857 2368 8909 17295 17546 21865 23257 31273 37013 41454
72 419 1596 7849 16093 23167 26923 31883 36092 40348 44500
866 1120 1568 1986 3532 20094 21663 26664 26970 33542 42578
868 917 1216 12018 15402 20691 24736 33133 36692 40276 46616
955 1070 1749 7988 10235 19174 22733 24283 27985 38200 44029
613 1729 1787 19542 21227 21376 31057 36104 36874 38078 42445
86 1555 1644 4633 14402 14997 25724 31382 31911 32224 43900
353 1132 1246 5544 7248 17887 25769 27008 28773 33188 44663
600 958 1376 6417 6814 17587 20680 25376 29522 31396 40526
179 528 1472 2481 5589 15696 20148 28040 29690 32370 42163
122 144 681 6613 11230 20862 26396 27737 35928 39396 42713
934 1256 1420 3881 4487 5830 7897 9587 17940 40333 41925
622 1458 1490 16541 18443 19401 24860 26981 28157 32875 38755
1017 1143 1511 2169 17322 24662 25971 29149 31450 31670 34779
935 1084 1534 2918 10596 11534 17476 27269 30344 31104 37975
173 532 1766 8001 10483 17002 19002 26759 31006 43466 47443
221 610 1795 9197 11770 12793 14875 30177 30610 42274 43888
188 439 1332 7030 9246 15150 26060 26541 27190 28259 36763
812 1643 1750 7446 7888 7995 18804 21646 28995 30727 39065
44 481 555 5618 9621 9873 19182 22059 42510 45343 46058
156 532 1799 6258 18733 19988 23237 27657 30835 34738 39503
1128 1553 1790 8372 11543 13764 17062 28627 38502 40796 42461
564 777 1286 3446 5566 12105 16038 18918 21802 25954 28137
1167 1178 1770 4151 11422 11833 16823 17799 19188 22517 29979
576 638 1364 12257 22028 24243 24297 31788 36398 38409 47211
334 592 940 2865 12075 12708 21452 31961 32150 35723 46278
1205 1267 1721 9293 18685 18917 23490 27678 37645 40114 45733
189 628 821 17066 19218 21462 25452 26858 38408 38941 42354
190 951 1019 5572 7135 15647 32613 33863 33981 35670 43727
84 1003 1597 12597 15567 21221 21891 23151 23964 24816 46178
756 1262 1345 6694 6893 9300 9497 17950 19082 35668 38447
848 948 1560 6591 12529 12535 20567 23882 34481 46531 46541
504 631 777 10585 12330 13822 15388 23332 27688 35955 38051
676 1484 1575 2215 5830 6049 13558 25034 33602 35663 41025
1298 1427 1732 13930 15611 19462 20975 23200 30460 30682 34883
1491 1593 1615 4289 7010 10264 21047 26704 27024 29658 46766
969 1730 1748 2217 7181 7623 15860 21332 28133 28998 36077
302 1216 1374 5177 6849 7239 10255 34952 37908 39911 41738
220 362 1491 5235 5439 22708 29228 29481 33272 36831 46487
4 728 1279 4579 8325 8505 27604 31437 33574 41716 45082
472 735 1558 4454 6957 14867 18307 22437 38304 42054 45307
85 466 851 3669 7119 32748 32845 41914 42595 42600 45101
52 553 824 2994 4569 12505 24738 33258 37121 43381 44753
37 495 1553 7684 8908 12412 15563 16461 17872 29292 30619
254 1057 1481 9971 18408 19815 28569 29164 39281 42723 45604
16 1213 1614 4352 8091 8847 10022 24394 35661 43800 44362
395 750 888 2582 3772 4151 26025 36367 42326 42673 47393
862 1379 1441 6413 25621 28378 34869 35491 41774 44165 45411
46 213 1597 2771 4694 4923 17101 17212 19347 22002 43226
1339 1544 1610 13522 14840 15355 29399 30125 33685 36350 37672
251 1162 1260 9766 13137 34769 36646 43313 43736 43828 45151
214 1002 1688 5357 19091 19213 24460 28843 32869 35013 39791
646 733 1735 11175 11336 12043 22962 33892 35646 37116 38655
293 927 1064 4818 5842 10983 12871 17804 33127 41604 46588
10927 15514 22748 34850 37645 40669 41583 44090
3329 7548 8092 11659 16832 35304 46738 46888
3510 5915 9603 30333 37198 42866 44361 46416
2575 5311 9421 13410 15375 34017 37136 43990
12468 14492 24417 26394 38565 38936 41899 45593
is a receiving device/method comprising a group-wise deinterleaving unit/step that restores the sequence of the LDPC codes after group-wise interleaving, which is obtained from the data transmitted from the transmitting device.

A third transmission method/apparatus of the present technology includes an encoding step/unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and an encoding rate r of 7/16; A group-wise interleaving step/unit that performs group-wise interleaving that interleaves the LDPC code in units of 360-bit bit groups, and 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits for the LDPC code. In the group-wise interleaving, the i + 1th bit group from the beginning of the LDPC code is set as a bit group i, and the bits of the 69120-bit LDPC code The sequence of groups 0 through 191 is the
35, 75, 166, 145, 143, 184, 62, 96, 54, 63, 157, 103, 32, 43, 126, 187, 144, 91, 78, 44, 39, 109, 185, 102, 10, 68, 29, 42, 149, 83, 133, 94, 130, 27, 171, 19, 51, 165, 148, 28, 36, 33, 173, 136, 87, 82, 100, 49, 120, 152, 161, 162, 147, 71, 137, 57, 8, 53, 132, 151, 163, 123, 47, 92, 90, 60, 99, 79, 59, 108, 115, 72, 0, 12, 140, 160, 61, 180, 74, 37, 86, 117, 191, 101, 52, 15, 80, 156, 127, 81, 131, 141, 142, 31, 95, 4, 73, 64, 16, 18, 146, 70, 181, 7, 89, 124, 77, 67, 116, 21, 34, 41, 105, 113, 97, 2, 6, 55, 17, 65, 38, 48, 158, 159, 179, 5, 30, 183, 170, 135, 125, 20, 106, 186, 182, 188, 114, 1, 14, 3, 134, 178, 189, 167, 40, 119, 22, 190, 58, 23, 155, 138, 98, 84, 11, 110, 88, 46, 177, 175, 25, 150, 118, 121, 129, 168, 13, 128, 104, 69, 112, 169, 9, 45, 174, 93, 26, 56, 76, 50, 154, 139, 66, 85, 153, 107, 111, 172, 176, 164, 24, 122
, and the parity check matrix is an M1 row K column represented by a predetermined value M1 and the information length K = N × r of the LDPC code, the upper left A matrix of the parity check matrix, M1 row M1 A staircase B matrix adjacent to the right of said A matrix, and a Z matrix of M1 rows and NK-M1 columns, which is a zero matrix adjacent to the right of said B matrix, and NK-M1 rows and K+M1 columns of columns. , a C matrix adjacent below the A matrix and the B matrix, and a D matrix that is a unit matrix adjacent to the right of the C matrix in NK-M1 rows and NK-M1 columns, and the predetermined value M1 is 4680, the A matrix and the C matrix are represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table representing the positions of elements of 1 in the A matrix and the C matrix for every 360 columns and
1012 3997 5398 5796 21940 23609 25002 28007 32214 33822 38194
1110 4016 5752 10837 15440 15952 17802 27468 32933 33191 35420
95 1953 6554 11381 12839 12880 22901 26742 26910 27621 37825
1146 2232 5658 13131 13785 16771 17466 20561 29400 32962 36879
2023 3420 5107 10789 12303 13316 14428 24912 35363 36348 38787
3283 3637 12474 14376 20459 22584 23093 28876 31485 31742 34849
1807 3890 4865 7562 9091 13778 18361 21934 24548 34267 38260
1613 3620 10165 11464 14071 20675 20803 26814 27593 29483 36485
849 3946 8585 9208 9939 14676 14990 19276 23459 30577 36838
1890 2583 5951 6003 11943 13641 16319 18379 22957 24644 33430
1936 3939 5267 6314 12665 19626 20457 22010 27958 30238 32976
2153 4318 6782 13048 17730 17923 24137 24741 25594 32852 33209
1869 4262 6616 13522 19266 19384 22769 28883 30389 35102 36019
3037 3116 7478 7841 10627 10908 14060 14163 23772 27946 37835
1668 3125 7485 8525 14659 22834 24080 24838 30890 33391 36788
1623 2836 6776 8549 11448 23281 32033 32729 33650 34069 34607
101 1420 5172 7475 11673 18807 21367 23095 26368 30888 37882
3874 3940 4823 16485 21601 21655 21885 25541 30177 31656 35067
592 643 4847 6870 7671 10412 25081 33412 33478 33495 35976
2578 2677 12592 17140 17185 21962 23206 23838 27624 32594 34828
3058 3443 4959 21179 22411 24033 26004 26489 26775 33816 36694
91 2998 10137 11957 12444 22330 24300 26008 26441 26521 38191
889 1840 8881 10228 12495 18162 22259 23385 25687 35853 38848
1332 3031 13482 14262 15897 23112 25954 28035 34898 36286 36991
2505 2599 10980 15245 20084 20114 24496 26309 31139 34090 37258
599 1778 8935 16154 19546 23537 24938 32059 32406 35564 37175
392 1777 4793 8050 10543 10668 14823 25252 32922 36658 37832
1680 2630 7190 7880 10894 20675 27523 33460 33733 34000 35829
532 3750 5075 10603 12466 19838 24231 24998 27647 35111 38617
1786 3066 11367 12452 13896 15346 24646 25509 26109 30358 37392
1027 1659 6483 16919 17636 18905 19741 30579 35934 36515 37617
2064 2354 14085 16460 21378 21719 22981 23329 31701 32057 32640
2009 4421 7595 8790 12803 17649 18527 24246 27584 28757 31794
364 646 9398 13898 17486 17709 20911 31493 31810 32019 33341
2246 3760 4911 19338 25792 27511 28689 30634 31928 34984 36605
3178 3544 8858 9336 9602 12290 16521 27872 28391 28422 36105
1981 2209 12718 20656 21253 22574 28653 29967 33692 36759 37871
787 1545 7652 8376 9628 9995 10289 16260 17606 22673 34564
795 4580 12749 16670 18727 19131 19449 26152 29165 30820 31678
1577 2980 8659 12301 13813 14838 20782 23068 30185 34308 34676
84 434 13572 21777 24581 28397 28490 32547 33282 34655 37579
2927 4440 8979 14992 19009 20435 23558 26280 31320 35106 37704
1974 2712 6552 8585 10051 14848 15186 22968 24285 25878 36054
585 1990 3457 5010 8808
9 2792 4678 22666 32922
342 507 861 18844 32947
554 3395 4094 8147 34616
356 2061 2801 20330 38214
425 2432 4573 7323 28157
73 1192 2618 7812 17947
842 1053 4088 10818 24053
1234 1249 4171 6645 37350
1498 2113 4175 6432 17014
524 2135 2205 6311 7502
191 954 3166 28938 31869
548 586 4101 12129 25819
127 2352 3215 6791 13523
286 4262 4423 14087 38061
1645 3551 4209 14083 15827
719 1087 2813 32857 34499
651 2752 4548 25139 25514
1702 4186 4478 10785 33263
34 3157 4196 5811 36555
643 649 1524 6587 27246
291 836 1036 18936 19201
78 1099 4174 18305 36119
3083 3173 4667 27349 32057
3449 4090 4339 18334 24596
503 3816 4465 29204 35316
102 1693 1799 17180 35877
288 324 1237 16167 33970
224 2831 3571 17861 28530
1202 2803 2834 4943 31485
1112 2196 3027 29308 37101
4242 4291 4503 16344 28769
1020 1927 3349 9686 33845
3179 3304 3891 8448 37247
1076 2319 4512 17010 18781
987 1391 3781 12318 35710
2268 3467 3619 15764 25608
764 1135 2224 8647 17486
2091 4081 4648 8101 33818
471 3668 4069 14925 36242
932 2140 3428 12523 33270
5840 8959 12039 15972 38496
5960 7759 10493 31160 38054
10380 14835 26024 35399 36517
5260 7306 13419 28804 31112
12747 23075 32458 36239 37437
14096 16976 21598 32228 34672
5024 5769 21798 22675 25316
8617 14189 17874 22776 29780
7628 13623 16676 30019 33213
14090 14254 18987 21720 38550
17306 17709 19135 22995 28597
13137 18028 23943 27468 37156
7704 8171 10815 28138 29526
is a transmission method/apparatus.

A third receiving apparatus/method of the present technology includes an encoding unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and an encoding rate r of 7/16; A group-wise interleaving unit that performs group-wise interleaving that interleaves the code in units of 360-bit bit groups, and the LDPC code in units of 4 bits, any of 16 signal points of UC (Uniform Constellation) of 16QAM In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and bit groups 0 to 191 of the 69120-bit LDPC code are arranged. , the bit group
35, 75, 166, 145, 143, 184, 62, 96, 54, 63, 157, 103, 32, 43, 126, 187, 144, 91, 78, 44, 39, 109, 185, 102, 10, 68, 29, 42, 149, 83, 133, 94, 130, 27, 171, 19, 51, 165, 148, 28, 36, 33, 173, 136, 87, 82, 100, 49, 120, 152, 161, 162, 147, 71, 137, 57, 8, 53, 132, 151, 163, 123, 47, 92, 90, 60, 99, 79, 59, 108, 115, 72, 0, 12, 140, 160, 61, 180, 74, 37, 86, 117, 191, 101, 52, 15, 80, 156, 127, 81, 131, 141, 142, 31, 95, 4, 73, 64, 16, 18, 146, 70, 181, 7, 89, 124, 77, 67, 116, 21, 34, 41, 105, 113, 97, 2, 6, 55, 17, 65, 38, 48, 158, 159, 179, 5, 30, 183, 170, 135, 125, 20, 106, 186, 182, 188, 114, 1, 14, 3, 134, 178, 189, 167, 40, 119, 22, 190, 58, 23, 155, 138, 98, 84, 11, 110, 88, 46, 177, 175, 25, 150, 118, 121, 129, 168, 13, 128, 104, 69, 112, 169, 9, 45, 174, 93, 26, 56, 76, 50, 154, 139, 66, 85, 153, 107, 111, 172, 176, 164, 24, 122
, and the parity check matrix is an M1 row K column represented by a predetermined value M1 and the information length K = N × r of the LDPC code, the upper left A matrix of the parity check matrix, M1 row M1 A step-structured B matrix adjacent to the right of said A matrix, and a Z matrix of M1 rows NK-M1 columns, which is a zero matrix adjacent to the right of said B matrix, and NK-M1 rows K+M1 columns of columns. , a C matrix adjacent below the A matrix and the B matrix, and a D matrix that is a unit matrix adjacent to the right of the C matrix in NK-M1 rows and NK-M1 columns, and the predetermined value M1 is 4680, the A matrix and the C matrix are represented by a parity check matrix initial value table, and the parity check matrix initial value table is a table representing the positions of elements of 1 in the A matrix and the C matrix for every 360 columns and
1012 3997 5398 5796 21940 23609 25002 28007 32214 33822 38194
1110 4016 5752 10837 15440 15952 17802 27468 32933 33191 35420
95 1953 6554 11381 12839 12880 22901 26742 26910 27621 37825
1146 2232 5658 13131 13785 16771 17466 20561 29400 32962 36879
2023 3420 5107 10789 12303 13316 14428 24912 35363 36348 38787
3283 3637 12474 14376 20459 22584 23093 28876 31485 31742 34849
1807 3890 4865 7562 9091 13778 18361 21934 24548 34267 38260
1613 3620 10165 11464 14071 20675 20803 26814 27593 29483 36485
849 3946 8585 9208 9939 14676 14990 19276 23459 30577 36838
1890 2583 5951 6003 11943 13641 16319 18379 22957 24644 33430
1936 3939 5267 6314 12665 19626 20457 22010 27958 30238 32976
2153 4318 6782 13048 17730 17923 24137 24741 25594 32852 33209
1869 4262 6616 13522 19266 19384 22769 28883 30389 35102 36019
3037 3116 7478 7841 10627 10908 14060 14163 23772 27946 37835
1668 3125 7485 8525 14659 22834 24080 24838 30890 33391 36788
1623 2836 6776 8549 11448 23281 32033 32729 33650 34069 34607
101 1420 5172 7475 11673 18807 21367 23095 26368 30888 37882
3874 3940 4823 16485 21601 21655 21885 25541 30177 31656 35067
592 643 4847 6870 7671 10412 25081 33412 33478 33495 35976
2578 2677 12592 17140 17185 21962 23206 23838 27624 32594 34828
3058 3443 4959 21179 22411 24033 26004 26489 26775 33816 36694
91 2998 10137 11957 12444 22330 24300 26008 26441 26521 38191
889 1840 8881 10228 12495 18162 22259 23385 25687 35853 38848
1332 3031 13482 14262 15897 23112 25954 28035 34898 36286 36991
2505 2599 10980 15245 20084 20114 24496 26309 31139 34090 37258
599 1778 8935 16154 19546 23537 24938 32059 32406 35564 37175
392 1777 4793 8050 10543 10668 14823 25252 32922 36658 37832
1680 2630 7190 7880 10894 20675 27523 33460 33733 34000 35829
532 3750 5075 10603 12466 19838 24231 24998 27647 35111 38617
1786 3066 11367 12452 13896 15346 24646 25509 26109 30358 37392
1027 1659 6483 16919 17636 18905 19741 30579 35934 36515 37617
2064 2354 14085 16460 21378 21719 22981 23329 31701 32057 32640
2009 4421 7595 8790 12803 17649 18527 24246 27584 28757 31794
364 646 9398 13898 17486 17709 20911 31493 31810 32019 33341
2246 3760 4911 19338 25792 27511 28689 30634 31928 34984 36605
3178 3544 8858 9336 9602 12290 16521 27872 28391 28422 36105
1981 2209 12718 20656 21253 22574 28653 29967 33692 36759 37871
787 1545 7652 8376 9628 9995 10289 16260 17606 22673 34564
795 4580 12749 16670 18727 19131 19449 26152 29165 30820 31678
1577 2980 8659 12301 13813 14838 20782 23068 30185 34308 34676
84 434 13572 21777 24581 28397 28490 32547 33282 34655 37579
2927 4440 8979 14992 19009 20435 23558 26280 31320 35106 37704
1974 2712 6552 8585 10051 14848 15186 22968 24285 25878 36054
585 1990 3457 5010 8808
9 2792 4678 22666 32922
342 507 861 18844 32947
554 3395 4094 8147 34616
356 2061 2801 20330 38214
425 2432 4573 7323 28157
73 1192 2618 7812 17947
842 1053 4088 10818 24053
1234 1249 4171 6645 37350
1498 2113 4175 6432 17014
524 2135 2205 6311 7502
191 954 3166 28938 31869
548 586 4101 12129 25819
127 2352 3215 6791 13523
286 4262 4423 14087 38061
1645 3551 4209 14083 15827
719 1087 2813 32857 34499
651 2752 4548 25139 25514
1702 4186 4478 10785 33263
34 3157 4196 5811 36555
643 649 1524 6587 27246
291 836 1036 18936 19201
78 1099 4174 18305 36119
3083 3173 4667 27349 32057
3449 4090 4339 18334 24596
503 3816 4465 29204 35316
102 1693 1799 17180 35877
288 324 1237 16167 33970
224 2831 3571 17861 28530
1202 2803 2834 4943 31485
1112 2196 3027 29308 37101
4242 4291 4503 16344 28769
1020 1927 3349 9686 33845
3179 3304 3891 8448 37247
1076 2319 4512 17010 18781
987 1391 3781 12318 35710
2268 3467 3619 15764 25608
764 1135 2224 8647 17486
2091 4081 4648 8101 33818
471 3668 4069 14925 36242
932 2140 3428 12523 33270
5840 8959 12039 15972 38496
5960 7759 10493 31160 38054
10380 14835 26024 35399 36517
5260 7306 13419 28804 31112
12747 23075 32458 36239 37437
14096 16976 21598 32228 34672
5024 5769 21798 22675 25316
8617 14189 17874 22776 29780
7628 13623 16676 30019 33213
14090 14254 18987 21720 38550
17306 17709 19135 22995 28597
13137 18028 23943 27468 37156
7704 8171 10815 28138 29526
is a receiving device/method comprising a group-wise deinterleaving unit/step that restores the sequence of the LDPC codes after group-wise interleaving, which is obtained from the data transmitted from the transmitting device.

A fourth transmission method / device of the present technology is an encoding step / unit that performs LDPC encoding based on an LDPC code parity check matrix with a code length N of 69120 bits and a coding rate r of 9/16; A group-wise interleaving step/unit that performs group-wise interleaving that interleaves the LDPC code in units of 360-bit bit groups, and 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits for the LDPC code. In the group-wise interleaving, the i + 1th bit group from the beginning of the LDPC code is set as a bit group i, and the bits of the 69120-bit LDPC code The sequence of groups 0 through 191 is the
155, 188, 123, 132, 15, 79, 59, 119, 66, 68, 41, 175, 184, 78, 142, 32, 54, 111, 139, 134, 95, 34, 161, 150, 58, 141, 74, 112, 121, 99, 178, 179, 57, 90, 80, 21, 11, 29, 67, 104, 52, 87, 38, 81, 181, 160, 176, 16, 71, 13, 186, 171, 9, 170, 2, 177, 0, 88, 149, 190, 69, 33, 183, 146, 61, 117, 113, 6, 96, 120, 162, 23, 53, 140, 91, 128, 46, 93, 174, 126, 159, 133, 8, 152, 103, 102, 151, 143, 100, 4, 180, 166, 55, 164, 18, 49, 62, 20, 83, 7, 187, 153, 64, 37, 144, 185, 19, 114, 25, 116, 12, 173, 122, 127, 89, 115, 75, 101, 189, 124, 157, 108, 28, 165, 163, 65, 168, 77, 82, 27, 137, 86, 22, 110, 63, 148, 158, 97, 31, 105, 135, 98, 44, 70, 182, 191, 17, 156, 129, 39, 136, 169, 3, 145, 154, 109, 76, 5, 10, 106, 35, 94, 172, 45, 51, 60, 42, 50, 72, 85, 40, 118, 36, 14, 130, 131, 138, 43, 48, 125, 84, 24, 26, 1, 56, 107, 92, 147, 47, 30, 73, 167
and interleaved, the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits, and the information matrix section is , a parity check matrix initial value table, wherein the parity check matrix initial value table is a table representing the position of one element in the information matrix part for every 360 columns,
110 3064 6740 7801 10228 13445 17599 17891 17979 18044 19923 21848 23262 25585 25968 30124
1578 8914 9141 9731 10605 11690 12824 18127 18458 24648 24950 25150 26323 26514 27385 27460
3054 3640 3923 7332 10770 12215 14455 14849 15619 20870 22033 26427 28067 28560 29777 29780
1348 4248 5479 8902 9101 9356 10581 11614 12813 21554 22985 23701 24099 24575 24786 27370
3266 8358 16544 16689 16693 16823 17565 18543 19229 21121 23799 24981 25423 28997 29808 30202
320 1198 1549 5407 6080 8542 9352 12418 13391 14736 15012 18328 19398 23391 28117 28793
2114 3294 3770 5225 5556 5991 7075 7889 11145 11386 16561 18956 19034 23605 26085 27132
3623 4011 4225 5249 5489 5711 7240 9831 10458 14697 15420 16015 17782 23244 24215 24386
2624 2750 3871 8247 11135 13702 19290 22209 22975 23811 23931 24872 25154 25165 28375 30200
1060 1240 2040 2382 7723 9165 9656 10398 14517 16653 21241 22348 23476 27203 28443 28445
1070 1233 3416 6633 11736 12808 15454 16505 18720 20162 21425 21874 26069 26855 27292 27978
420 5524 10279 11218 12500 12913 15389 15824 19414 19588 21138 23846 26621 27907 28594 28781
151 1356 2323 3289 4501 10573 13667 14642 16127 17040 17475 18055 24061 26204 26567 29277
1410 3656 4080 6963 8834 10527 17490 17584 18065 19234 22211 22338 23746 24662 29863 30227
1924 2694 3285 8761 9693 11005 17592 21259 21322 21546 21555 24044 24173 26988 27640 28506
1069 6483 6554 9027 11655 12453 16595 17877 18350 18995 21304 21442 23836 25468 28820 29453
149 1621 2199 3141 8403 11974 14969 16197 18844 21027 21921 22266 22399 22691 25727 27721
3689 4839 7971 8419 10500 12308 13435 14487 16502 16622 17229 17468 22710 23904 25074 28508
1270 7007 9830 12698 14204 16075 17613 19391 21362 21726 21816 23014 23651 26419 26748 27195
96 1953 2456 2712 2809 3196 5939 10634 21828 24606 26169 26801 27391 28578 29725 30142
832 3394 4145 5375 6199 7122 7405 7706 10136 10792 15058 15860 21881 23908 25174 25837
730 1735 2917 4106 5004 5849 8194 8943 9136 17599 18456 20191 22798 27935 29559
6238 6776 6799 9142 11199 11867 15979 16830 18110 18396 21897 22590 24020 29578 29644
407 2138 4493 7979 8225 9467 11956 12940 15566 15809 16058 18211 22073 28314 28713
957 1552 1869 4388 7642 7904 13408 13453 16431 19327 21444 22188 25719 28511 29192
3617 8663 22378 28704
8598 12647 19278 22416
15176 16377 16644 22732
12463 12711 18341
11079 13446 29071
2446 4068 8542
10838 11660 27428
16403 21750 23199
9181 16572 18381
7227 18770 21858
7379 9316 16247
8923 14861 29618
6531 24652 26817
5564 8875 18025
8019 14642 21169
16683 17257 29298
4078 6023 8853
13942 15217 15501
7484 8302 27199
671 14966 20886
1240 11897 14925
12800 25474 28603
3576 5308 11168
13430 15265 18232
3439 5544 21849
3257 16996 23750
1865 14153 22669
7640 15098 17364
6137 19401 24836
5986 9035 11444
4799 20865 29150
8360 23554 29246
2002 18215 22258
9679 11951 26583
2844 12330 18156
3744 6949 14754
8262 10288 27142
1087 16563 22815
1328 13273 21749
2092 9191 28045
3250 10549 18252
13975 15172 17135
2520 26310 28787
4395 8961 26753
6413 15437 19520
5809 10936 17089
1670 13574 25125
5865 6175 21175
8391 11680 22660
5485 11743 15165
21021 21798 30209
12519 13402 26300
3472 25935 26412
3377 7398 28867
2430 24650 29426
3364 13409 22914
6838 13491 16229
18393 20764 28078
289 20279 24906
4732 6162 13569
8993 17053 29387
2210 5024 24030
21 22976 24053
12359 15499 28251
4640 11480 24391
1083 7965 16573
13116 23916 24421
10129 16284 23855
1758 3843 21163
5626 13543 26708
14918 17713 21718
13556 20450 24679
3911 16778 29952
11735 13710 22611
5347 21681 22906
6912 12045 15866
713 15429 23281
7133 17440 28982
12355 17564 28059
7658 11158 29885
17610 18755 28852
7680 16212 30111
8812 10144 15718
is a transmission method/apparatus.

A fourth receiving apparatus/method of the present technology includes an encoding unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and a coding rate r of 9/16; A group-wise interleaving unit that performs group-wise interleaving that interleaves the code in units of 360-bit bit groups, and the LDPC code in units of 4 bits, any of 16 signal points of UC (Uniform Constellation) of 16QAM In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and bit groups 0 to 191 of the 69120-bit LDPC code are arranged. , the bit group
155, 188, 123, 132, 15, 79, 59, 119, 66, 68, 41, 175, 184, 78, 142, 32, 54, 111, 139, 134, 95, 34, 161, 150, 58, 141, 74, 112, 121, 99, 178, 179, 57, 90, 80, 21, 11, 29, 67, 104, 52, 87, 38, 81, 181, 160, 176, 16, 71, 13, 186, 171, 9, 170, 2, 177, 0, 88, 149, 190, 69, 33, 183, 146, 61, 117, 113, 6, 96, 120, 162, 23, 53, 140, 91, 128, 46, 93, 174, 126, 159, 133, 8, 152, 103, 102, 151, 143, 100, 4, 180, 166, 55, 164, 18, 49, 62, 20, 83, 7, 187, 153, 64, 37, 144, 185, 19, 114, 25, 116, 12, 173, 122, 127, 89, 115, 75, 101, 189, 124, 157, 108, 28, 165, 163, 65, 168, 77, 82, 27, 137, 86, 22, 110, 63, 148, 158, 97, 31, 105, 135, 98, 44, 70, 182, 191, 17, 156, 129, 39, 136, 169, 3, 145, 154, 109, 76, 5, 10, 106, 35, 94, 172, 45, 51, 60, 42, 50, 72, 85, 40, 118, 36, 14, 130, 131, 138, 43, 48, 125, 84, 24, 26, 1, 56, 107, 92, 147, 47, 30, 73, 167
and interleaved, the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits, and the information matrix section is , a parity check matrix initial value table, wherein the parity check matrix initial value table is a table representing the position of one element in the information matrix part for every 360 columns,
110 3064 6740 7801 10228 13445 17599 17891 17979 18044 19923 21848 23262 25585 25968 30124
1578 8914 9141 9731 10605 11690 12824 18127 18458 24648 24950 25150 26323 26514 27385 27460
3054 3640 3923 7332 10770 12215 14455 14849 15619 20870 22033 26427 28067 28560 29777 29780
1348 4248 5479 8902 9101 9356 10581 11614 12813 21554 22985 23701 24099 24575 24786 27370
3266 8358 16544 16689 16693 16823 17565 18543 19229 21121 23799 24981 25423 28997 29808 30202
320 1198 1549 5407 6080 8542 9352 12418 13391 14736 15012 18328 19398 23391 28117 28793
2114 3294 3770 5225 5556 5991 7075 7889 11145 11386 16561 18956 19034 23605 26085 27132
3623 4011 4225 5249 5489 5711 7240 9831 10458 14697 15420 16015 17782 23244 24215 24386
2624 2750 3871 8247 11135 13702 19290 22209 22975 23811 23931 24872 25154 25165 28375 30200
1060 1240 2040 2382 7723 9165 9656 10398 14517 16653 21241 22348 23476 27203 28443 28445
1070 1233 3416 6633 11736 12808 15454 16505 18720 20162 21425 21874 26069 26855 27292 27978
420 5524 10279 11218 12500 12913 15389 15824 19414 19588 21138 23846 26621 27907 28594 28781
151 1356 2323 3289 4501 10573 13667 14642 16127 17040 17475 18055 24061 26204 26567 29277
1410 3656 4080 6963 8834 10527 17490 17584 18065 19234 22211 22338 23746 24662 29863 30227
1924 2694 3285 8761 9693 11005 17592 21259 21322 21546 21555 24044 24173 26988 27640 28506
1069 6483 6554 9027 11655 12453 16595 17877 18350 18995 21304 21442 23836 25468 28820 29453
149 1621 2199 3141 8403 11974 14969 16197 18844 21027 21921 22266 22399 22691 25727 27721
3689 4839 7971 8419 10500 12308 13435 14487 16502 16622 17229 17468 22710 23904 25074 28508
1270 7007 9830 12698 14204 16075 17613 19391 21362 21726 21816 23014 23651 26419 26748 27195
96 1953 2456 2712 2809 3196 5939 10634 21828 24606 26169 26801 27391 28578 29725 30142
832 3394 4145 5375 6199 7122 7405 7706 10136 10792 15058 15860 21881 23908 25174 25837
730 1735 2917 4106 5004 5849 8194 8943 9136 17599 18456 20191 22798 27935 29559
6238 6776 6799 9142 11199 11867 15979 16830 18110 18396 21897 22590 24020 29578 29644
407 2138 4493 7979 8225 9467 11956 12940 15566 15809 16058 18211 22073 28314 28713
957 1552 1869 4388 7642 7904 13408 13453 16431 19327 21444 22188 25719 28511 29192
3617 8663 22378 28704
8598 12647 19278 22416
15176 16377 16644 22732
12463 12711 18341
11079 13446 29071
2446 4068 8542
10838 11660 27428
16403 21750 23199
9181 16572 18381
7227 18770 21858
7379 9316 16247
8923 14861 29618
6531 24652 26817
5564 8875 18025
8019 14642 21169
16683 17257 29298
4078 6023 8853
13942 15217 15501
7484 8302 27199
671 14966 20886
1240 11897 14925
12800 25474 28603
3576 5308 11168
13430 15265 18232
3439 5544 21849
3257 16996 23750
1865 14153 22669
7640 15098 17364
6137 19401 24836
5986 9035 11444
4799 20865 29150
8360 23554 29246
2002 18215 22258
9679 11951 26583
2844 12330 18156
3744 6949 14754
8262 10288 27142
1087 16563 22815
1328 13273 21749
2092 9191 28045
3250 10549 18252
13975 15172 17135
2520 26310 28787
4395 8961 26753
6413 15437 19520
5809 10936 17089
1670 13574 25125
5865 6175 21175
8391 11680 22660
5485 11743 15165
21021 21798 30209
12519 13402 26300
3472 25935 26412
3377 7398 28867
2430 24650 29426
3364 13409 22914
6838 13491 16229
18393 20764 28078
289 20279 24906
4732 6162 13569
8993 17053 29387
2210 5024 24030
21 22976 24053
12359 15499 28251
4640 11480 24391
1083 7965 16573
13116 23916 24421
10129 16284 23855
1758 3843 21163
5626 13543 26708
14918 17713 21718
13556 20450 24679
3911 16778 29952
11735 13710 22611
5347 21681 22906
6912 12045 15866
713 15429 23281
7133 17440 28982
12355 17564 28059
7658 11158 29885
17610 18755 28852
7680 16212 30111
8812 10144 15718
is a receiving device/method comprising a group-wise deinterleaving unit/step that restores the sequence of the LDPC codes after group-wise interleaving, which is obtained from the data transmitted from the transmitting device.

A fifth transmission method/apparatus of the present technology includes an encoding step/unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and an encoding rate r of 11/16; A group-wise interleaving step/unit that performs group-wise interleaving that interleaves the LDPC code in units of 360-bit bit groups, and the LDPC code in units of 4 bits, 16 signal points of UC (Uniform Constellation) of 16QAM In the group-wise interleaving, the i + 1th bit group from the beginning of the LDPC code is defined as a bit group i, and the bits of the 69120-bit LDPC code The sequence of groups 0 through 191 is the
152, 87, 170, 33, 48, 95, 2, 184, 145, 51, 94, 164, 38, 90, 158, 70, 124, 128, 66, 111, 79, 42, 45, 141, 83, 73, 57, 119, 20, 67, 31, 179, 123, 183, 26, 188, 15, 163, 1, 133, 105, 72, 81, 153, 69, 182, 101, 180, 185, 190, 77, 6, 127, 138, 75, 59, 24, 175, 30, 186, 139, 56, 100, 176, 147, 189, 116, 131, 25, 5, 16, 117, 74, 50, 171, 114, 76, 44, 107, 135, 71, 181, 13, 43, 122, 78, 4, 58, 35, 63, 187, 98, 37, 169, 148, 7, 10, 49, 80, 161, 167, 28, 142, 46, 97, 92, 121, 112, 88, 102, 106, 173, 19, 27, 41, 172, 91, 191, 34, 118, 108, 136, 166, 155, 96, 3, 165, 103, 84, 109, 104, 53, 23, 0, 178, 17, 86, 9, 168, 134, 110, 18, 32, 146, 129, 159, 55, 154, 126, 40, 151, 174, 60, 52, 22, 149, 156, 113, 143, 11, 93, 62, 177, 64, 61, 160, 150, 65, 130, 82, 29, 115, 137, 36, 8, 157, 54, 89, 99, 120, 68, 21, 140, 14, 39, 132, 125, 12, 85, 162, 47, 144
and interleaved, the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits, and the information matrix section is , a parity check matrix initial value table, wherein the parity check matrix initial value table is a table representing the position of one element in the information matrix part for every 360 columns,
983 2226 4091 5418 5824 6483 6914 8239 8364 10220 10322 15658 16928 17307 18061
1584 5655 6787 7213 7270 8585 8995 9294 9832 9982 11185 12221 12889 17573 19096
319 1077 1796 2421 6574 11763 13465 14527 15147 15218 16000 18284 20199 21095 21194
767 1018 3780 3826 4288 4855 7169 7431 9151 10097 10919 12050 13261 19816 20932
173 692 3552 5046 6523 6784 9542 10482 14658 14663 15168 16153 16410 17546 20989
2214 2286 2445 2856 3562 3615 3970 6065 7117 7989 8180 15971 20253 21312 21428
532 1361 1905 3577 5147 10409 11348 11660 15230 17283 18724 20190 20542 21159 21282
3242 5061 7587 7677 8614 8834 9130 9135 9331 13480 13544 14263 15438 20548 21174
1507 4159 4946 5215 5653 6385 7131 8049 10198 10499 12215 14105 16118 17016 21371
212 1856 1981 2056 6766 8123 10128 10957 11159 11237 12893 14064 17760 18933 19009
329 5552 5948 6484 10108 10127 10816 13210 14985 15110 15565 15969 17136 18504 20818
4753 5744 6511 7062 7355 8379 8817 13503 13650 14014 15393 15640 18127 18595 20426
1152 1707 4013 5932 8540 9077 11521 11923 11954 12529 13519 15641 16262 17874 19386
858 2355 2511 3125 5531 6472 8146 11423 11558 11760 13556 15194 20782 20988 21261
216 1722 2750 3809 6210 8233 9183 10734 11339 12321 12898 15902 17437 19085 21588
1560 1718 1757 2292 2349 3992 6943 7369 7806 10282 11373 13624 14608 17087 18011
1375 1640 2015 2539 2691 2967 4344 7125 9176 9435 12378 12520 12901 15704 18897
1703 2861 2986 3574 7208 8486 9412 9879 13027 13945 14873 15546 16516 18931 21070
309 1587 3118 5472 10035 13988 15019 15322 16373 17580 17728 18125 18872 19876 20457
984 991 1203 3159 4303 5734 8850 9626 12217 17227 17269 18695 18854 19580 19684
2429 6165 6828 7761 9761 9899 9942 10151 11198 11271 13184 14026 14560 18962 20570
876 1074 5177 5185 6415 6451 10856 11603 14590 14658 16293 17221 19273 19319 20447
557 607 2473 5002 6601 9876 10284 10809 13563 14849 15710 16798 17509 18927 21306
939 1271 3085 5054 5723 5959 7530 10912 13375 16696 18753 19673 20328 21068 21258
2802 3312 5015 6041 6943 7606 9375 12116 12868 12964 13374 13594 14978 16125 18621
3002 6512 6965 6967 8504 10777 11217 11931 12647 12686 12740 12900 12958 13870 17860
151 3874 4228 7837 10244 10589 14530 15323 16462 17711 18995 19363 19376 19540 20641
1249 2946 2959 3330 4264 7797 10652 11845 12987 15974 16536 17520 19851 20150 20172
4769 11033 14937
1431 2870 15158
9416 14905 20800
1708 9944 16952
1116 1179 20743
3665 8987 16223
655 11424 17411
42 2717 11613
2787 9015 15081
3718 7305 11822
18306 18499 18843
1208 4586 10578
9494 12676 13710
10580 15127 20614
4439 15646 19861
5255 12337 14649
2532 7552 10813
1591 7781 13020
7264 8634 17208
7462 10069 17710
1320 3382 6439
4057 9762 11401
1618 7604 19881
3858 16826 17768
6158 11759 19274
3767 11872 15137
2111 5563 16776
1888 15452 17925
2840 15375 16376
3695 11232 16970
10181 16329 17920
9743 13974 17724
29 16450 20509
2393 17877 19591
1827 15175 15366
3771 14716 18363
5585 14762 19813
7186 8104 12067
2554 12025 15873
2208 5739 6150
2816 12745 17143
9363 11582 17976
5834 8178 12517
3546 15667 19511
5211 10685 20833
3399 7774 16435
3767 4542 8775
4404 6349 19426
4812 11088 16761
5761 11289 17985
9989 11488 15986
10200 16710 20899
6970 12774 20558
1304 2495 3507
5236 7678 10437
4493 10472 19880
1883 14768 21100
352 18797 20570
1411 3221 4379
3304 11013 18382
14864 16951 18782
2887 15658 17633
7109 7383 19956
4293 12990 13934
9890 15206 15786
2987 5455 8787
5782 7137 15981
736 1961 10441
2728 11808 21305
4663 4693 13680
1965 3668 9025
818 10532 16332
7006 16717 21102
2955 15500 20140
8274 13451 19436
3604 13158 21154
5519 6531 9995
1629 17919 18532
15199 16690 16884
5177 5869 14843
5 5088 19940
16910 20686 21206
10662 11610 17578
3378 4579 12849
5947 19300 19762
2545 10686 12579
4568 10814 19032
677 18652 18992
190 11377 12987
4183 6801 20025
6944 8321 15868
3311 6049 14757
7155 11435 16353
4778 5674 15973
1889 3361 7563
467 5999 10103
7613 11096 19536
2244 4442 6000
9055 13516 15414
4831 6111 10744
3792 8258 15106
6990 9168 17589
7920 11548 20786
10533 14361 19577
is a transmission method/apparatus.

A fifth receiving apparatus/method of the present technology includes an encoding unit that performs LDPC encoding based on a parity check matrix of an LDPC code having a code length N of 69120 bits and a coding rate r of 11/16; A group-wise interleaving unit that performs group-wise interleaving that interleaves the code in units of 360-bit bit groups, and the LDPC code in units of 4 bits, any of 16 signal points of UC (Uniform Constellation) of 16QAM In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and bit groups 0 to 191 of the 69120-bit LDPC code are arranged. , the bit group
152, 87, 170, 33, 48, 95, 2, 184, 145, 51, 94, 164, 38, 90, 158, 70, 124, 128, 66, 111, 79, 42, 45, 141, 83, 73, 57, 119, 20, 67, 31, 179, 123, 183, 26, 188, 15, 163, 1, 133, 105, 72, 81, 153, 69, 182, 101, 180, 185, 190, 77, 6, 127, 138, 75, 59, 24, 175, 30, 186, 139, 56, 100, 176, 147, 189, 116, 131, 25, 5, 16, 117, 74, 50, 171, 114, 76, 44, 107, 135, 71, 181, 13, 43, 122, 78, 4, 58, 35, 63, 187, 98, 37, 169, 148, 7, 10, 49, 80, 161, 167, 28, 142, 46, 97, 92, 121, 112, 88, 102, 106, 173, 19, 27, 41, 172, 91, 191, 34, 118, 108, 136, 166, 155, 96, 3, 165, 103, 84, 109, 104, 53, 23, 0, 178, 17, 86, 9, 168, 134, 110, 18, 32, 146, 129, 159, 55, 154, 126, 40, 151, 174, 60, 52, 22, 149, 156, 113, 143, 11, 93, 62, 177, 64, 61, 160, 150, 65, 130, 82, 29, 115, 137, 36, 8, 157, 54, 89, 99, 120, 68, 21, 140, 14, 39, 132, 125, 12, 85, 162, 47, 144
and interleaved, the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits, and the information matrix section is , a parity check matrix initial value table, wherein the parity check matrix initial value table is a table representing the position of one element in the information matrix part for every 360 columns,
983 2226 4091 5418 5824 6483 6914 8239 8364 10220 10322 15658 16928 17307 18061
1584 5655 6787 7213 7270 8585 8995 9294 9832 9982 11185 12221 12889 17573 19096
319 1077 1796 2421 6574 11763 13465 14527 15147 15218 16000 18284 20199 21095 21194
767 1018 3780 3826 4288 4855 7169 7431 9151 10097 10919 12050 13261 19816 20932
173 692 3552 5046 6523 6784 9542 10482 14658 14663 15168 16153 16410 17546 20989
2214 2286 2445 2856 3562 3615 3970 6065 7117 7989 8180 15971 20253 21312 21428
532 1361 1905 3577 5147 10409 11348 11660 15230 17283 18724 20190 20542 21159 21282
3242 5061 7587 7677 8614 8834 9130 9135 9331 13480 13544 14263 15438 20548 21174
1507 4159 4946 5215 5653 6385 7131 8049 10198 10499 12215 14105 16118 17016 21371
212 1856 1981 2056 6766 8123 10128 10957 11159 11237 12893 14064 17760 18933 19009
329 5552 5948 6484 10108 10127 10816 13210 14985 15110 15565 15969 17136 18504 20818
4753 5744 6511 7062 7355 8379 8817 13503 13650 14014 15393 15640 18127 18595 20426
1152 1707 4013 5932 8540 9077 11521 11923 11954 12529 13519 15641 16262 17874 19386
858 2355 2511 3125 5531 6472 8146 11423 11558 11760 13556 15194 20782 20988 21261
216 1722 2750 3809 6210 8233 9183 10734 11339 12321 12898 15902 17437 19085 21588
1560 1718 1757 2292 2349 3992 6943 7369 7806 10282 11373 13624 14608 17087 18011
1375 1640 2015 2539 2691 2967 4344 7125 9176 9435 12378 12520 12901 15704 18897
1703 2861 2986 3574 7208 8486 9412 9879 13027 13945 14873 15546 16516 18931 21070
309 1587 3118 5472 10035 13988 15019 15322 16373 17580 17728 18125 18872 19876 20457
984 991 1203 3159 4303 5734 8850 9626 12217 17227 17269 18695 18854 19580 19684
2429 6165 6828 7761 9761 9899 9942 10151 11198 11271 13184 14026 14560 18962 20570
876 1074 5177 5185 6415 6451 10856 11603 14590 14658 16293 17221 19273 19319 20447
557 607 2473 5002 6601 9876 10284 10809 13563 14849 15710 16798 17509 18927 21306
939 1271 3085 5054 5723 5959 7530 10912 13375 16696 18753 19673 20328 21068 21258
2802 3312 5015 6041 6943 7606 9375 12116 12868 12964 13374 13594 14978 16125 18621
3002 6512 6965 6967 8504 10777 11217 11931 12647 12686 12740 12900 12958 13870 17860
151 3874 4228 7837 10244 10589 14530 15323 16462 17711 18995 19363 19376 19540 20641
1249 2946 2959 3330 4264 7797 10652 11845 12987 15974 16536 17520 19851 20150 20172
4769 11033 14937
1431 2870 15158
9416 14905 20800
1708 9944 16952
1116 1179 20743
3665 8987 16223
655 11424 17411
42 2717 11613
2787 9015 15081
3718 7305 11822
18306 18499 18843
1208 4586 10578
9494 12676 13710
10580 15127 20614
4439 15646 19861
5255 12337 14649
2532 7552 10813
1591 7781 13020
7264 8634 17208
7462 10069 17710
1320 3382 6439
4057 9762 11401
1618 7604 19881
3858 16826 17768
6158 11759 19274
3767 11872 15137
2111 5563 16776
1888 15452 17925
2840 15375 16376
3695 11232 16970
10181 16329 17920
9743 13974 17724
29 16450 20509
2393 17877 19591
1827 15175 15366
3771 14716 18363
5585 14762 19813
7186 8104 12067
2554 12025 15873
2208 5739 6150
2816 12745 17143
9363 11582 17976
5834 8178 12517
3546 15667 19511
5211 10685 20833
3399 7774 16435
3767 4542 8775
4404 6349 19426
4812 11088 16761
5761 11289 17985
9989 11488 15986
10200 16710 20899
6970 12774 20558
1304 2495 3507
5236 7678 10437
4493 10472 19880
1883 14768 21100
352 18797 20570
1411 3221 4379
3304 11013 18382
14864 16951 18782
2887 15658 17633
7109 7383 19956
4293 12990 13934
9890 15206 15786
2987 5455 8787
5782 7137 15981
736 1961 10441
2728 11808 21305
4663 4693 13680
1965 3668 9025
818 10532 16332
7006 16717 21102
2955 15500 20140
8274 13451 19436
3604 13158 21154
5519 6531 9995
1629 17919 18532
15199 16690 16884
5177 5869 14843
5 5088 19940
16910 20686 21206
10662 11610 17578
3378 4579 12849
5947 19300 19762
2545 10686 12579
4568 10814 19032
677 18652 18992
190 11377 12987
4183 6801 20025
6944 8321 15868
3311 6049 14757
7155 11435 16353
4778 5674 15973
1889 3361 7563
467 5999 10103
7613 11096 19536
2244 4442 6000
9055 13516 15414
4831 6111 10744
3792 8258 15106
6990 9168 17589
7920 11548 20786
10533 14361 19577
is a receiving device/method comprising a group-wise deinterleaving unit/step that restores the sequence of the LDPC codes after group-wise interleaving, which is obtained from the data transmitted from the transmitting device.

A sixth transmission method/apparatus of the present technology includes an encoding step/unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and an encoding rate r of 13/16; A group-wise interleaving step/unit that performs group-wise interleaving that interleaves the LDPC code in units of 360-bit bit groups, and 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits for the LDPC code. In the group-wise interleaving, the i + 1th bit group from the beginning of the LDPC code is set as a bit group i, and the bits of the 69120-bit LDPC code The sequence of groups 0 through 191 is the
140, 8, 176, 13, 41, 165, 27, 109, 121, 153, 58, 181, 143, 164, 103, 115, 91, 66, 60, 189, 101, 4, 14, 102, 45, 124, 104, 159, 130, 133, 135, 77, 25, 59, 180, 141, 144, 62, 114, 182, 134, 148, 11, 20, 125, 83, 162, 75, 126, 67, 9, 178, 171, 152, 166, 69, 174, 15, 80, 168, 131, 95, 56, 48, 63, 82, 147, 51, 108, 52, 30, 139, 22, 37, 173, 112, 191, 98, 116, 149, 167, 142, 29, 154, 92, 94, 71, 117, 79, 122, 129, 24, 81, 105, 97, 137, 128, 1, 113, 170, 119, 7, 158, 76, 19, 183, 68, 31, 50, 118, 33, 72, 55, 65, 146, 185, 111, 145, 28, 21, 177, 160, 32, 61, 70, 106, 156, 78, 132, 88, 184, 35, 5, 53, 138, 47, 100, 10, 42, 36, 175, 93, 120, 190, 16, 123, 87, 54, 186, 18, 57, 84, 99, 12, 163, 157, 188, 64, 38, 26, 2, 136, 40, 169, 90, 107, 46, 172, 49, 6, 39, 44, 150, 85, 0, 17, 127, 155, 110, 34, 96, 74, 86, 187, 89, 151, 43, 179, 161, 73, 23, 3
and interleaved, the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits, and the information matrix section is , a parity check matrix initial value table, wherein the parity check matrix initial value table is a table representing the position of one element in the information matrix part for every 360 columns,
1031 4123 6253 6610 8007 8656 9181 9404 9596 11501 11654 11710 11994 12177
399 553 1442 2820 4402 4823 5011 5493 7070 8340 8500 9054 11201 11387
201 607 1428 2354 5358 5524 6617 6785 7708 10220 11970 12268 12339 12537
36 992 1930 4525 5837 6283 6887 7284 7489 7550 10329 11202 11399 12795
589 1564 1747 2960 3833 4502 7491 7746 8196 9567 9574 10187 10591 12947
804 1177 1414 3765 4745 7594 9126 9230 9251 10299 10336 11563 11844 12209
2774 2830 3918 4148 4963 5356 7125 7645 7868 8137 9119 9189 9206 12363
59 448 947 3622 5139 8115 9364 9548 9609 9750 10212 10937 11044 12668
715 1352 4538 5277 5729 6210 6418 6938 7090 7109 7386 9012 10737 11893
1583 2059 3398 3619 4277 6896 7484 7525 8284 9318 9817 10227 11636 12204
53 549 3010 5441 6090 9175 9336 9358 9839 10117 11307 11467 11507 12902
861 1054 1177 1201 1383 2538 4563 6451 6800 10540 11222 11757 12240 12732
330 1450 1798 2301 2652 3038 3187 3277 4324 4610 9395 10240 10796 11100
316 751 1226 1746 2124 2505 3497 3833 3891 7551 8696 9763 11978 12661
2677 2888 2904 3923 4804 5105 6855 7222 7893 7907 9674 10274 12683 12702
173 3397 3520 5131 5560 6666 6783 6893 7742 7842 9364 9442 12287
421 943 1893 1920 3273 4052 5758 5787 7043 11051 12141 12209 12500
679 792 2543 3243 3385 3576 4190 7501 8233 8302 9212 9522 12286
911 3651 4023 4462 4650 5336 5762 6506 8050 8381 9636 9724 12486
1373 1728 1911 4101 4913 5003 6859 7137 8035 9056 9378 9937 10184
515 2357 2779 2797 3163 3845 3976 6969 7704 9104 10102 11507 12700
270 1744 1804 3432 3782 4643 5946 6279 6549 7064 7393 11659 12002
261 1517 2269 3554 4762 5103 5460 6429 6464 8962 9651 10927 12268
782 1217 1395 2383 5754 6060 6540 7109 7286 7438 7846 9488 10119
2070 2247 2589 2644 3270 3875 4901 6475 8953 10090 10629 12496 12547
863 1190 1609 2971 3564 4148 5123 5262 6301 7797 7804 9517 11408
449 488 865 3549 3939 4410 4500 5700 7120 8778 9223 11660 12021
1107 1408 1883 2752 3818 4714 5979 6485 7314 7821 11290 11472 12325
713 2492 2507 2641 3576 4711 5021 5831 7334 8362 9094 9690 10778
1487 2344 5035 5336 5727 6495 9009 9345 11090 11261 11314 12383 12944
1038 1463 1472 2944 3202 5742 5793 6972 7853 8919 9808 10549 12619
134 957 2018 2140 2629 3884 5821 7319 8676 10305 10670 12031 12588
5294 9842
4396 6648
2863 5308
10467 11711
3412 6909
450 3919
5639 9801
298 4323
397 10223
4424 9051
2038 2376
5889 11321 12500
3590 4081 12684
3485 4016 9826
6 2869 8310
5983 9818 10877
2282 9346 11477
4931 6135 10473
300 2901 9937
3185 5215 7479
472 5845 5915
2476 7687 11934
3279 8782 11527
4350 7138 7144
7454 7818 8253
1391 8717 8844
1940 4736 10556
5471 7344 8089
9157 10640 11919
1343 5402 12724
2581 4118 8142
5165 9328 11386
7222 7262 12955
6711 11224 11737
401 3195 11940
6114 6969 8208
1402 7917 9738
965 7700 10139
3428 5767 12000
3501 7052 8803
1447 10504 10961
1870 1914 7762
613 2063 10520
3561 6480 10466
3389 3887 10110
995 1104 1640
1492 4122 7572
3243 9765 12415
7297 11200 11533
1959 10325 11306
1675 5313 11475
3621 4658 12790
4208 5650 8687
2467 7691 11886
3039 3190 5017
866 1375 2272
4374 6453 8228
2763 4668 4749
640 1346 6924
6588 6983 10075
3389 9260 12508
89 5799 9973
1290 2978 8038
317 742 8017
5378 5618 6586
3369 3827 4536
1000 10436 12288
3762 11384 11897
848 874 8968
1001 4751 12066
1788 6685 12397
5721 8247 9005
649 7547 9837
2263 9415 10862
3954 4111 7767
952 4393 5523
8132 8580 10906
4191 9677 12585
1071 10601 11106
3069 6943 11015
5555 8088 9537
85 2810 3100
1249 8418 8684
2743 12099 12686
2908 3691 9890
10172 10409 11615
8358 10584 12082
4902 6310 8368
4976 10047 11299
7325 8228 11092
4942 6974 8533
5782 9780 9869
15 4728 10395
369 1900 11517
3796 7434 9085
2473 9813 12636
1472 3557 6607
174 3715 4811
6263 6694 8114
4538 6635 9101
3199 8348 10057
6176 7498 7937
1837 3382 5688
8897 11342 11680
455 6465 7428
1900 3666 8968
3481 6308 10199
159 2654 12150
5602 6695 12897
3309 4899 6415
6 99 7615
1722 6386 11112
5090 8873 10718
4164 6731 12121
367 846 7678
222 6050 12711
3154 7149 7557
1556 4667 7990
2536 9712 9932
4104 7040 9983
6365 11604 12457
3393 10323 10743
724 2237 5455
108 1705 6151
is a transmission method/apparatus.

A sixth receiving apparatus/method of the present technology includes an encoding unit that performs LDPC encoding based on an LDPC code parity check matrix having a code length N of 69120 bits and a coding rate r of 13/16; A group-wise interleaving unit that performs group-wise interleaving that interleaves the code in units of 360-bit bit groups, and the LDPC code in units of 4 bits, any of 16 signal points of UC (Uniform Constellation) of 16QAM In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and bit groups 0 to 191 of the 69120-bit LDPC code are arranged. , the bit group
140, 8, 176, 13, 41, 165, 27, 109, 121, 153, 58, 181, 143, 164, 103, 115, 91, 66, 60, 189, 101, 4, 14, 102, 45, 124, 104, 159, 130, 133, 135, 77, 25, 59, 180, 141, 144, 62, 114, 182, 134, 148, 11, 20, 125, 83, 162, 75, 126, 67, 9, 178, 171, 152, 166, 69, 174, 15, 80, 168, 131, 95, 56, 48, 63, 82, 147, 51, 108, 52, 30, 139, 22, 37, 173, 112, 191, 98, 116, 149, 167, 142, 29, 154, 92, 94, 71, 117, 79, 122, 129, 24, 81, 105, 97, 137, 128, 1, 113, 170, 119, 7, 158, 76, 19, 183, 68, 31, 50, 118, 33, 72, 55, 65, 146, 185, 111, 145, 28, 21, 177, 160, 32, 61, 70, 106, 156, 78, 132, 88, 184, 35, 5, 53, 138, 47, 100, 10, 42, 36, 175, 93, 120, 190, 16, 123, 87, 54, 186, 18, 57, 84, 99, 12, 163, 157, 188, 64, 38, 26, 2, 136, 40, 169, 90, 107, 46, 172, 49, 6, 39, 44, 150, 85, 0, 17, 127, 155, 110, 34, 96, 74, 86, 187, 89, 151, 43, 179, 161, 73, 23, 3
and interleaved, the LDPC code includes information bits and parity bits, the parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits, and the information matrix section is , a parity check matrix initial value table, wherein the parity check matrix initial value table is a table representing the position of one element in the information matrix part for every 360 columns,
1031 4123 6253 6610 8007 8656 9181 9404 9596 11501 11654 11710 11994 12177
399 553 1442 2820 4402 4823 5011 5493 7070 8340 8500 9054 11201 11387
201 607 1428 2354 5358 5524 6617 6785 7708 10220 11970 12268 12339 12537
36 992 1930 4525 5837 6283 6887 7284 7489 7550 10329 11202 11399 12795
589 1564 1747 2960 3833 4502 7491 7746 8196 9567 9574 10187 10591 12947
804 1177 1414 3765 4745 7594 9126 9230 9251 10299 10336 11563 11844 12209
2774 2830 3918 4148 4963 5356 7125 7645 7868 8137 9119 9189 9206 12363
59 448 947 3622 5139 8115 9364 9548 9609 9750 10212 10937 11044 12668
715 1352 4538 5277 5729 6210 6418 6938 7090 7109 7386 9012 10737 11893
1583 2059 3398 3619 4277 6896 7484 7525 8284 9318 9817 10227 11636 12204
53 549 3010 5441 6090 9175 9336 9358 9839 10117 11307 11467 11507 12902
861 1054 1177 1201 1383 2538 4563 6451 6800 10540 11222 11757 12240 12732
330 1450 1798 2301 2652 3038 3187 3277 4324 4610 9395 10240 10796 11100
316 751 1226 1746 2124 2505 3497 3833 3891 7551 8696 9763 11978 12661
2677 2888 2904 3923 4804 5105 6855 7222 7893 7907 9674 10274 12683 12702
173 3397 3520 5131 5560 6666 6783 6893 7742 7842 9364 9442 12287
421 943 1893 1920 3273 4052 5758 5787 7043 11051 12141 12209 12500
679 792 2543 3243 3385 3576 4190 7501 8233 8302 9212 9522 12286
911 3651 4023 4462 4650 5336 5762 6506 8050 8381 9636 9724 12486
1373 1728 1911 4101 4913 5003 6859 7137 8035 9056 9378 9937 10184
515 2357 2779 2797 3163 3845 3976 6969 7704 9104 10102 11507 12700
270 1744 1804 3432 3782 4643 5946 6279 6549 7064 7393 11659 12002
261 1517 2269 3554 4762 5103 5460 6429 6464 8962 9651 10927 12268
782 1217 1395 2383 5754 6060 6540 7109 7286 7438 7846 9488 10119
2070 2247 2589 2644 3270 3875 4901 6475 8953 10090 10629 12496 12547
863 1190 1609 2971 3564 4148 5123 5262 6301 7797 7804 9517 11408
449 488 865 3549 3939 4410 4500 5700 7120 8778 9223 11660 12021
1107 1408 1883 2752 3818 4714 5979 6485 7314 7821 11290 11472 12325
713 2492 2507 2641 3576 4711 5021 5831 7334 8362 9094 9690 10778
1487 2344 5035 5336 5727 6495 9009 9345 11090 11261 11314 12383 12944
1038 1463 1472 2944 3202 5742 5793 6972 7853 8919 9808 10549 12619
134 957 2018 2140 2629 3884 5821 7319 8676 10305 10670 12031 12588
5294 9842
4396 6648
2863 5308
10467 11711
3412 6909
450 3919
5639 9801
298 4323
397 10223
4424 9051
2038 2376
5889 11321 12500
3590 4081 12684
3485 4016 9826
6 2869 8310
5983 9818 10877
2282 9346 11477
4931 6135 10473
300 2901 9937
3185 5215 7479
472 5845 5915
2476 7687 11934
3279 8782 11527
4350 7138 7144
7454 7818 8253
1391 8717 8844
1940 4736 10556
5471 7344 8089
9157 10640 11919
1343 5402 12724
2581 4118 8142
5165 9328 11386
7222 7262 12955
6711 11224 11737
401 3195 11940
6114 6969 8208
1402 7917 9738
965 7700 10139
3428 5767 12000
3501 7052 8803
1447 10504 10961
1870 1914 7762
613 2063 10520
3561 6480 10466
3389 3887 10110
995 1104 1640
1492 4122 7572
3243 9765 12415
7297 11200 11533
1959 10325 11306
1675 5313 11475
3621 4658 12790
4208 5650 8687
2467 7691 11886
3039 3190 5017
866 1375 2272
4374 6453 8228
2763 4668 4749
640 1346 6924
6588 6983 10075
3389 9260 12508
89 5799 9973
1290 2978 8038
317 742 8017
5378 5618 6586
3369 3827 4536
1000 10436 12288
3762 11384 11897
848 874 8968
1001 4751 12066
1788 6685 12397
5721 8247 9005
649 7547 9837
2263 9415 10862
3954 4111 7767
952 4393 5523
8132 8580 10906
4191 9677 12585
1071 10601 11106
3069 6943 11015
5555 8088 9537
85 2810 3100
1249 8418 8684
2743 12099 12686
2908 3691 9890
10172 10409 11615
8358 10584 12082
4902 6310 8368
4976 10047 11299
7325 8228 11092
4942 6974 8533
5782 9780 9869
15 4728 10395
369 1900 11517
3796 7434 9085
2473 9813 12636
1472 3557 6607
174 3715 4811
6263 6694 8114
4538 6635 9101
3199 8348 10057
6176 7498 7937
1837 3382 5688
8897 11342 11680
455 6465 7428
1900 3666 8968
3481 6308 10199
159 2654 12150
5602 6695 12897
3309 4899 6415
6 99 7615
1722 6386 11112
5090 8873 10718
4164 6731 12121
367 846 7678
222 6050 12711
3154 7149 7557
1556 4667 7990
2536 9712 9932
4104 7040 9983
6365 11604 12457
3393 10323 10743
724 2237 5455
108 1705 6151
is a receiving device/method comprising a group-wise deinterleaving unit/step that restores the sequence of the LDPC codes after group-wise interleaving, which is obtained from the data transmitted from the transmitting device.

In the first transmission method / device of the present technology, the code length N is 69120 bits, the coding rate r is based on the parity check matrix of the LDPC code of 3/16, LDPC encoding is performed, and the LDPC code is , group-wise interleaving is performed by interleaving in units of 360-bit bit groups. Then, the LDPC code is mapped to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits. In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is bit group
154, 106, 99, 177, 191, 55, 189, 181, 22, 62, 80, 114, 110, 141, 83, 103, 169, 156, 130, 186, 92, 45, 68, 126, 112, 185, 160, 158, 17, 145, 162, 127, 152, 174, 134, 18, 157, 120, 3, 29, 13, 135, 173, 86, 73, 150, 46, 153, 33, 61, 142, 102, 171, 168, 78, 77, 139, 85, 176, 163, 128, 101, 42, 2, 14, 38, 10, 125, 90, 30, 63, 172, 47, 108, 89, 0, 32, 94, 23, 34, 59, 35, 129, 12, 146, 8, 60, 27, 147, 180, 100, 87, 184, 167, 36, 79, 138, 4, 95, 148, 72, 54, 91, 182, 28, 133, 164, 175, 123, 107, 137, 88, 44, 116, 69, 7, 31, 124, 144, 105, 170, 6, 165, 15, 161, 24, 58, 70, 11, 56, 143, 111, 104, 74, 67, 109, 82, 21, 52, 9, 71, 48, 26, 117, 50, 149, 140, 20, 57, 136, 113, 64, 151, 190, 131, 19, 51, 96, 76, 1, 97, 40, 53, 84, 166, 75, 159, 98, 81, 49, 66, 188, 118, 39, 132, 187, 25, 119, 41, 122, 16, 5, 93, 115, 178, 65, 121, 37, 155, 183, 43, 179
are interleaved alongside. The parity check matrix initial value table defining the parity check matrix is as described above.

In the first receiving device / method of the present technology, the sequence of the LDPC code after group-wise interleaving obtained from the data transmitted from the first transmitting device that implements the first transmission method is the original sequence returned.

In the second transmission method / device of the present technology, the code length N is 69120 bits, the coding rate r is based on the parity check matrix of the LDPC code of 5/16, LDPC encoding is performed, and the LDPC code is , group-wise interleaving is performed by interleaving in units of 360-bit bit groups. Then, the LDPC code is mapped to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits. In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is bit group
1, 182, 125, 0, 121, 47, 63, 154, 76, 99, 82, 163, 102, 166, 28, 189, 56, 67, 54, 39, 40, 185, 184, 65, 179, 4, 91, 87, 137, 170, 98, 71, 169, 49, 73, 37, 11, 143, 150, 123, 93, 62, 3, 50, 26, 140, 178, 95, 183, 33, 21, 53, 112, 128, 118, 120, 106, 139, 32, 130, 173, 132, 156, 119, 83, 176, 159, 13, 145, 36, 30, 113, 2, 41, 147, 174, 94, 88, 92, 60, 165, 59, 25, 161, 100, 85, 81, 61, 138, 48, 177, 77, 6, 22, 16, 43, 115, 23, 12, 66, 70, 9, 164, 122, 58, 105, 69, 42, 38, 19, 24, 180, 175, 74, 160, 34, 101, 72, 114, 142, 20, 8, 15, 190, 144, 104, 79, 172, 148, 31, 168, 10, 107, 14, 35, 52, 134, 126, 167, 149, 116, 186, 17, 162, 151, 5, 136, 55, 44, 110, 158, 46, 191, 29, 153, 155, 117, 188, 131, 97, 146, 103, 78, 109, 129, 57, 111, 45, 68, 157, 84, 141, 89, 64, 7, 108, 152, 75, 18, 96, 133, 171, 86, 181, 127, 27, 124, 187, 135, 80, 51, 90
are interleaved alongside. The parity check matrix initial value table defining the parity check matrix is as described above.

In the second receiving device / method of the present technology, the sequence of the LDPC code after group-wise interleaving obtained from the data transmitted from the second transmitting device that implements the second transmission method is the original sequence returned.

In the third transmission method / device of the present technology, the code length N is 69120 bits, the coding rate r is based on the parity check matrix of the LDPC code of 7/16, LDPC encoding is performed, and the LDPC code is , group-wise interleaving is performed by interleaving in units of 360-bit bit groups. Then, the LDPC code is mapped to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits. In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is bit group
35, 75, 166, 145, 143, 184, 62, 96, 54, 63, 157, 103, 32, 43, 126, 187, 144, 91, 78, 44, 39, 109, 185, 102, 10, 68, 29, 42, 149, 83, 133, 94, 130, 27, 171, 19, 51, 165, 148, 28, 36, 33, 173, 136, 87, 82, 100, 49, 120, 152, 161, 162, 147, 71, 137, 57, 8, 53, 132, 151, 163, 123, 47, 92, 90, 60, 99, 79, 59, 108, 115, 72, 0, 12, 140, 160, 61, 180, 74, 37, 86, 117, 191, 101, 52, 15, 80, 156, 127, 81, 131, 141, 142, 31, 95, 4, 73, 64, 16, 18, 146, 70, 181, 7, 89, 124, 77, 67, 116, 21, 34, 41, 105, 113, 97, 2, 6, 55, 17, 65, 38, 48, 158, 159, 179, 5, 30, 183, 170, 135, 125, 20, 106, 186, 182, 188, 114, 1, 14, 3, 134, 178, 189, 167, 40, 119, 22, 190, 58, 23, 155, 138, 98, 84, 11, 110, 88, 46, 177, 175, 25, 150, 118, 121, 129, 168, 13, 128, 104, 69, 112, 169, 9, 45, 174, 93, 26, 56, 76, 50, 154, 139, 66, 85, 153, 107, 111, 172, 176, 164, 24, 122
are interleaved alongside. The parity check matrix initial value table defining the parity check matrix is as described above.

In the third receiving device / method of the present technology, the sequence of the LDPC code after group-wise interleaving obtained from the data transmitted from the third transmitting device that implements the third transmission method is the original sequence returned.

In the fourth transmission method / device of the present technology, the code length N is 69120 bits, the coding rate r is based on the parity check matrix of the LDPC code of 9/16, LDPC encoding is performed, and the LDPC code is , group-wise interleaving is performed by interleaving in units of 360-bit bit groups. Then, the LDPC code is mapped to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits. In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is bit group
155, 188, 123, 132, 15, 79, 59, 119, 66, 68, 41, 175, 184, 78, 142, 32, 54, 111, 139, 134, 95, 34, 161, 150, 58, 141, 74, 112, 121, 99, 178, 179, 57, 90, 80, 21, 11, 29, 67, 104, 52, 87, 38, 81, 181, 160, 176, 16, 71, 13, 186, 171, 9, 170, 2, 177, 0, 88, 149, 190, 69, 33, 183, 146, 61, 117, 113, 6, 96, 120, 162, 23, 53, 140, 91, 128, 46, 93, 174, 126, 159, 133, 8, 152, 103, 102, 151, 143, 100, 4, 180, 166, 55, 164, 18, 49, 62, 20, 83, 7, 187, 153, 64, 37, 144, 185, 19, 114, 25, 116, 12, 173, 122, 127, 89, 115, 75, 101, 189, 124, 157, 108, 28, 165, 163, 65, 168, 77, 82, 27, 137, 86, 22, 110, 63, 148, 158, 97, 31, 105, 135, 98, 44, 70, 182, 191, 17, 156, 129, 39, 136, 169, 3, 145, 154, 109, 76, 5, 10, 106, 35, 94, 172, 45, 51, 60, 42, 50, 72, 85, 40, 118, 36, 14, 130, 131, 138, 43, 48, 125, 84, 24, 26, 1, 56, 107, 92, 147, 47, 30, 73, 167
are interleaved alongside. The parity check matrix initial value table defining the parity check matrix is as described above.

In the fourth receiving device / method of the present technology, the sequence of the LDPC code after group-wise interleaving obtained from the data transmitted from the fourth transmitting device that implements the fourth transmission method is the original sequence returned.

In the fifth transmission method / device of the present technology, the code length N is 69120 bits, and the coding rate r is based on the parity check matrix of the LDPC code of 11/16, LDPC encoding is performed, and the LDPC code is , group-wise interleaving is performed by interleaving in units of 360-bit bit groups. Then, the LDPC code is mapped to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits. In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is bit group
152, 87, 170, 33, 48, 95, 2, 184, 145, 51, 94, 164, 38, 90, 158, 70, 124, 128, 66, 111, 79, 42, 45, 141, 83, 73, 57, 119, 20, 67, 31, 179, 123, 183, 26, 188, 15, 163, 1, 133, 105, 72, 81, 153, 69, 182, 101, 180, 185, 190, 77, 6, 127, 138, 75, 59, 24, 175, 30, 186, 139, 56, 100, 176, 147, 189, 116, 131, 25, 5, 16, 117, 74, 50, 171, 114, 76, 44, 107, 135, 71, 181, 13, 43, 122, 78, 4, 58, 35, 63, 187, 98, 37, 169, 148, 7, 10, 49, 80, 161, 167, 28, 142, 46, 97, 92, 121, 112, 88, 102, 106, 173, 19, 27, 41, 172, 91, 191, 34, 118, 108, 136, 166, 155, 96, 3, 165, 103, 84, 109, 104, 53, 23, 0, 178, 17, 86, 9, 168, 134, 110, 18, 32, 146, 129, 159, 55, 154, 126, 40, 151, 174, 60, 52, 22, 149, 156, 113, 143, 11, 93, 62, 177, 64, 61, 160, 150, 65, 130, 82, 29, 115, 137, 36, 8, 157, 54, 89, 99, 120, 68, 21, 140, 14, 39, 132, 125, 12, 85, 162, 47, 144
are interleaved alongside. The parity check matrix initial value table defining the parity check matrix is as described above.

In the fifth receiving device / method of the present technology, the sequence of the LDPC code after group-wise interleaving obtained from the data transmitted from the fifth transmitting device that implements the fifth transmission method is the original sequence returned.

In the sixth transmission method / device of the present technology, the code length N is 69120 bits, the coding rate r is based on the parity check matrix of the LDPC code of 13/16, LDPC encoding is performed, and the LDPC code is , group-wise interleaving is performed by interleaving in units of 360-bit bit groups. Then, the LDPC code is mapped to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits. In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is bit group
140, 8, 176, 13, 41, 165, 27, 109, 121, 153, 58, 181, 143, 164, 103, 115, 91, 66, 60, 189, 101, 4, 14, 102, 45, 124, 104, 159, 130, 133, 135, 77, 25, 59, 180, 141, 144, 62, 114, 182, 134, 148, 11, 20, 125, 83, 162, 75, 126, 67, 9, 178, 171, 152, 166, 69, 174, 15, 80, 168, 131, 95, 56, 48, 63, 82, 147, 51, 108, 52, 30, 139, 22, 37, 173, 112, 191, 98, 116, 149, 167, 142, 29, 154, 92, 94, 71, 117, 79, 122, 129, 24, 81, 105, 97, 137, 128, 1, 113, 170, 119, 7, 158, 76, 19, 183, 68, 31, 50, 118, 33, 72, 55, 65, 146, 185, 111, 145, 28, 21, 177, 160, 32, 61, 70, 106, 156, 78, 132, 88, 184, 35, 5, 53, 138, 47, 100, 10, 42, 36, 175, 93, 120, 190, 16, 123, 87, 54, 186, 18, 57, 84, 99, 12, 163, 157, 188, 64, 38, 26, 2, 136, 40, 169, 90, 107, 46, 172, 49, 6, 39, 44, 150, 85, 0, 17, 127, 155, 110, 34, 96, 74, 86, 187, 89, 151, 43, 179, 161, 73, 23, 3
are interleaved alongside. The parity check matrix initial value table defining the parity check matrix is as described above.

In the sixth receiving device / method of the present technology, the sequence of the LDPC code after group-wise interleaving obtained from the data transmitted from the sixth transmitting device that implements the sixth transmission method is the original sequence returned.

The receiving device and the transmitting device may be independent devices, or may be internal blocks forming one device.

According to the present technology, it is possible to ensure good communication quality in data transmission using LDPC codes.

Note that the effects described here are not necessarily limited, and may be any of the effects described in the present disclosure.

FIG. 3 is a diagram for explaining parity check matrix H of an LDPC code; 10 is a flowchart for explaining the decoding procedure of an LDPC code; FIG. 4 is a diagram showing an example of a parity check matrix of an LDPC code; It is a figure which shows the example of the Tanner graph of a parity check matrix. FIG. 10 is a diagram showing an example of a variable node; FIG. FIG. 4 is a diagram showing an example of check nodes; 1 is a diagram illustrating a configuration example of an embodiment of a transmission system to which the present technology is applied; FIG. 2 is a block diagram showing a configuration example of a transmission device 11; FIG. 3 is a block diagram showing a configuration example of a bit interleaver 116; FIG. It is a figure which shows the example of a parity check matrix. FIG. 4 is a diagram showing an example of a parity matrix; FIG. 2 is a diagram illustrating a parity check matrix of an LDPC code stipulated in the DVB-T.2 standard; FIG. 2 is a diagram illustrating a parity check matrix of an LDPC code stipulated in the DVB-T.2 standard; FIG. 10 is a diagram showing an example of a Tanner graph for decoding an LDPC code; FIG. 3 is a diagram showing an example of a parity matrix H _T having a staircase structure and a Tanner graph corresponding to the parity matrix H _T ; FIG. 4 is a diagram showing an example of parity matrix H _T of parity check matrix H corresponding to an LDPC code after parity interleaving; 4 is a flowchart illustrating an example of processing performed by a bit interleaver 116 and a mapper 117; 3 is a block diagram showing a configuration example of an LDPC encoder 115; FIG. 4 is a flowchart for explaining an example of processing of the LDPC encoder 115; FIG. 10 is a diagram showing an example of a parity check matrix initial value table with a coding rate of 1/4 and a code length of 16200; FIG. 10 is a diagram illustrating a method of obtaining a parity check matrix H from a parity check matrix initial value table; It is a figure which shows the structure of a parity check matrix. It is a figure which shows the example of a parity check matrix initial value table. FIG. 10 is a diagram illustrating an A matrix generated from a parity check matrix initial value table; FIG. 4 is a diagram explaining parity interleaving of a B matrix; FIG. 4 is a diagram illustrating a C matrix generated from a check matrix initial value table; FIG. 4 is a diagram explaining parity interleaving of a D matrix; FIG. 10 is a diagram showing a parity check matrix that has been subjected to column permutation as parity deinterleaving for restoring parity interleaving. FIG. 4 is a diagram showing a transformed parity check matrix obtained by performing row permutation on a parity check matrix; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=2/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=3/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=3/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=4/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=5/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=5/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=6/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=6/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=7/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=7/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=8/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type A code with N=69120 bits and r=8/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=7/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=7/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=7/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=7/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=8/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=8/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=8/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=8/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=9/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=9/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=9/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=9/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=9/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=9/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=10/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=10/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=10/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=10/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=10/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=10/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=11/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=11/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=11/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=11/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=11/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=11/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=12/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=12/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=12/16; FIG. 12 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=12/16; FIG. 12 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=12/16; FIG. 12 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=12/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=13/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=13/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=13/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=13/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=13/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=13/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=14/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=14/16; FIG. 10 is a diagram showing an example of a parity check matrix initial value table for a type B code with N=69120 bits and r=14/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=14/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=14/16; FIG. 10 is a diagram showing another example of a parity check matrix initial value table for a type B code with N=69120 bits and r=14/16; FIG. 10 is an example of a Tanner graph for an ensemble of degree sequences with a column weight of 3 and a row weight of 6; FIG. 10 is a diagram showing an example of a Tanner graph of a multi-edge type ensemble; FIG. 4 is a diagram explaining a parity check matrix of the type A scheme; FIG. 4 is a diagram explaining a parity check matrix of the type A scheme; FIG. 4 is a diagram for explaining a parity check matrix of the type B scheme; FIG. 4 is a diagram for explaining a parity check matrix of the type B scheme; FIG. 4 is a diagram showing an example of coordinates of UC signal points when the modulation scheme is QPSK; FIG. 10 is a diagram showing an example of coordinates of signal points of a 2D NUC when the modulation scheme is 16QAM; FIG. 10 is a diagram showing an example of coordinates of signal points of a 1D NUC when the modulation scheme is 1024QAM; FIG. 10 is a diagram showing the relationship between a 1024QAM symbol y and a complex number real part Re(z _s ) and imaginary part Im(z _s ) as coordinates of a 1D NUC signal point z _s corresponding to the symbol y. FIG. 4 is a diagram showing an example of coordinates z _q of signal points in QPSK-UC; FIG. 4 is a diagram showing an example of coordinates z _q of signal points in QPSK-UC; FIG. 4 is a diagram showing an example of coordinates z _q of signal points in 16QAM-UC; FIG. 4 is a diagram showing an example of coordinates z _q of signal points in 16QAM-UC; FIG. 4 is a diagram showing an example of coordinates z _q of signal points in 64QAM-UC; FIG. 4 is a diagram showing an example of coordinates z _q of signal points in 64QAM-UC; FIG. 4 is a diagram showing an example of coordinates z _q of signal points of 256QAM-UC; FIG. 4 is a diagram showing an example of coordinates z _q of signal points of 256QAM-UC; FIG. 10 is a diagram showing an example of coordinates z _q of signal points of 1024QAM-UC; FIG. 10 is a diagram showing an example of coordinates z _q of signal points of 1024QAM-UC; FIG. 10 is a diagram showing an example of coordinates z _q of signal points of 4096QAM-UC; FIG. 10 is a diagram showing an example of coordinates z _q of signal points of 4096QAM-UC; 4 is a diagram for explaining block interleaving performed by a block interleaver 25; FIG. 4 is a diagram for explaining block interleaving performed by a block interleaver 25; FIG. 4 is a diagram for explaining group-wise interleaving performed by a group-wise interleaver 24; FIG. FIG. 4 is a diagram showing a first example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 10 is a diagram showing a second example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 10 is a diagram showing a third example of GW patterns for an LDPC code with a code length N of 69120 bits; FIG. 10 is a diagram showing a fourth example of GW patterns for an LDPC code with a code length N of 69120 bits; FIG. 10 is a diagram showing a fifth example of GW patterns for an LDPC code with a code length N of 69120 bits; FIG. 11 is a diagram showing a sixth example of GW patterns for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a seventh example of GW patterns for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing an eighth example of GW patterns for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a ninth example of GW patterns for an LDPC code with a code length N of 69120 bits; FIG. 10 is a diagram showing a tenth example of GW patterns for an LDPC code with a code length N of 69120 bits; FIG. 11 is a diagram showing an eleventh example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a twelfth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a thirteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a fourteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a fifteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a sixteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a seventeenth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing an eighteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a nineteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a twentieth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a twenty-first example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a twenty-second example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a twenty-third example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a twenty-fourth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a twenty-fifth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a twenty-sixth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 14 is a diagram showing a twenty-seventh example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a twenty-eighth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a twenty-ninth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a thirtieth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a thirty-first example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a thirty-second example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a thirty-third example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a thirty-fourth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a thirty-fifth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a thirty-sixth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a thirty-seventh example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a thirty-eighth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a thirty-ninth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a 40th example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 12 is a diagram showing a forty-first example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a forty-second example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 13 is a diagram showing a forty-third example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a forty-fourth example of a GW pattern for an LDPC code with a code length N of 69120 bits; FIG. 20 is a diagram showing a forty-fifth example of a GW pattern for an LDPC code with a code length N of 69120 bits; 2 is a block diagram showing a configuration example of a receiving device 12; FIG. 3 is a block diagram showing a configuration example of a bit deinterleaver 165; FIG. FIG. 10 is a flowchart illustrating an example of processing performed by a demapper 164, a bit deinterleaver 165, and an LDPC decoder 166; FIG. FIG. 4 is a diagram showing an example of a parity check matrix of an LDPC code; FIG. 10 is a diagram showing an example of a matrix (transformed parity check matrix) obtained by subjecting a parity check matrix to row permutation and column permutation; It is a figure which shows the example of the conversion check matrix divided|segmented into 5x5 units. FIG. 4 is a block diagram showing a configuration example of a decoding device that performs P node operations collectively; 3 is a block diagram showing a configuration example of an LDPC decoder 166; FIG. 4 is a diagram for explaining block deinterleaving performed by a block deinterleaver 54; FIG. FIG. 12 is a block diagram showing another configuration example of the bit deinterleaver 165; 1 is a block diagram showing a first configuration example of a reception system to which a reception device 12 can be applied; FIG. FIG. 4 is a block diagram showing a second configuration example of a receiving system to which the receiving device 12 is applicable; FIG. 11 is a block diagram showing a third configuration example of a receiving system to which the receiving device 12 is applicable; 1 is a block diagram showing a configuration example of an embodiment of a computer to which the present technology is applied; FIG.

Hereinafter, embodiments of the present technology will be described, but before that, LDPC codes will be described.

<LDPC code>

Note that the LDPC code is a linear code and does not necessarily have to be binary, but here it will be described as being binary.

The LDPC code is most characterized in that the parity check matrix defining the LDPC code is sparse. Here, a sparse matrix is a matrix in which the number of "1"s in matrix elements is very small (a matrix in which most of the elements are 0).

FIG. 1 is a diagram showing an example of parity check matrix H of an LDPC code.

In the parity check matrix H of FIG. 1, the weight of each column (column weight) (the number of "1"s) is "3", and the weight of each row (row weight) is "6". .

In coding by LDPC code (LDPC coding), for example, a generator matrix G is generated based on parity check matrix H, and by multiplying binary information bits by this generator matrix G, a codeword (LDPC code ) is generated.

Specifically, an encoding device that performs LDPC encoding first calculates a generator matrix G that satisfies the formula G ^T =0 between the parity check matrix H and the transposed matrix H ^T . Here, when the generator matrix G is a K×N matrix, the encoding device multiplies the generator matrix G by a bit string of information bits (vector u) consisting of K bits to obtain a code consisting of N bits. Generate the word c(=uG). A codeword (LDPC code) generated by this encoding device is received by the receiving side via a predetermined communication channel.

The decoding of the LDPC code is an algorithm proposed by Gallager called Probabilistic Decoding, which consists of a variable node (also called a message node) and a check node. can be done by a message passing algorithm by belief propagation on a so-called Tanner graph. Here, hereinafter, the variable node and the check node are also simply referred to as nodes as appropriate.

FIG. 2 is a flow chart showing the procedure for decoding an LDPC code.

Hereinafter, a real value (receiving LLR ) is also called the received value u _0i . Let u _j be the message output from the check node, and v _i be the message output from the variable node.

First, in the decoding of the LDPC code, as shown in FIG. 2, in step S11, the LDPC code is received, the message (check node message) u _j is initialized to "0", and as a counter for the iterative process is initialized to "0", and the process proceeds to step S12. In step S12, the message (variable node message) v _i is obtained by performing the calculation (variable node calculation) shown in Equation (1) based on the received value u _0i obtained by receiving the LDPC code, and further, Based on this message v _i , message u _j is obtained by performing the operation (check node operation) shown in Equation (2).

・・・（１）

... (1)

・・・（２）

... (2)

Here, d _v and d _c in equations (1) and (2) can be arbitrarily selected to indicate the number of “1”s in the vertical direction (column) and horizontal direction (row) of parity check matrix H, respectively. parameter. For example, in the case of an LDPC code ((3,6) LDPC code) for a parity check matrix H with a _column weight of 3 and a row weight of ₆ as shown in FIG. Become.

In addition, in the variable node calculation of formula (1) and the check node calculation of (2), the message input from the edge (the line connecting the variable node and the check node) to output the message is is not subject to computation, the range of computation is 1 to d _v −1 or 1 to d _c −1. In addition, the check node operation of formula (2) actually creates a table of function R(v ₁ , v ₂ ) shown in formula (3) defined by one output for two inputs v ₁ and v ₂ in advance. This is done by using this continuously (recursively) as shown in equation (4).

・・・（３）

... (3)

・・・（４）

... (4)

In step S12, the variable k is incremented by "1", and the process proceeds to step S13. In step S13, it is determined whether or not the variable k is greater than a predetermined iterative decoding number C. If it is determined in step S13 that the variable k is not greater than C, the process returns to step S12, and the same processing is repeated thereafter.

If it is determined in step S13 that the variable k is greater than C, the process proceeds to step S14, where the message v _i as the decoding result to be finally output is obtained by performing the calculation shown in equation (5). is output, and the decoding process of the LDPC code ends.

・・・（５）

... (5)

Here, the computation of equation (5) is performed using messages u _j from all branches connected to the variable node, unlike the variable node computation of equation (1).

FIG. 3 is a diagram showing an example of parity check matrix H of (3,6) LDPC code (coding rate ½, code length 12).

In the parity check matrix H of FIG. 3, the column weight is 3 and the row weight is 6, as in FIG.

FIG. 4 is a diagram showing a Tanner graph of the parity check matrix H of FIG.

Here, in FIG. 4, a check node is represented by a plus "+", and a variable node is represented by an equals "=". A check node and a variable node correspond to rows and columns of the parity check matrix H, respectively. A connection between the check node and the variable node is an edge, which corresponds to the element "1" of the parity check matrix.

That is, when the element of the j-th row and i-th column of the parity check matrix is 1, in FIG. +" nodes) are connected by branches. A branch indicates that a code bit corresponding to a variable node has a constraint condition corresponding to a check node.

In the Sum Product Algorithm, which is a decoding method for LDPC codes, variable node operations and check node operations are repeatedly performed.

FIG. 5 is a diagram showing variable node operations performed at variable nodes.

At the variable node, the message v _i corresponding to the branch to _be calculated is the message u ₁ and u ₂ from the remaining branches connected to the variable node and the variable node Calculated by calculation. Messages corresponding to other branches are similarly sought.

FIG. 6 is a diagram showing check node operations performed at check nodes.

Here, the check node operation of formula (2) uses the relation of formula a×b=exp{ln(|a|)+ln(|b|)}×sign(a)×sign(b), Equation (6) can be rewritten. However, sign(x) is 1 when x≧0 and -1 when x<0.

・・・（６）

... (6)

When x≧0, when the function φ(x) is defined as the formula φ(x)=ln(tanh(x/2)), the formula φ ^-1 (x)=2tanh ^-1 (e ^-x ) holds. , equation (6) can be transformed into equation (7).

・・・（７）

... (7)

At the check node, the check node operation of equation (2) is performed according to equation (7).

That is, at the check node, as shown in FIG. 6, the message u _j corresponding to the branch to be calculated is the messages v ₁ , v ₂ , v ₃ , v ₄ , v from the remaining branches connected to the check node. It is obtained by the check node operation of equation (7) using ₅ . Messages corresponding to other branches are similarly sought.

Note that the function φ(x) in Equation (7) can be expressed by the formula φ(x)=ln((e ^x +1)/(e ^x -1)), and when x>0, φ(x )=φ ⁻¹ (x). When the functions φ(x) and φ ⁻¹ (x) are implemented in hardware, they may be implemented using a LUT (Look Up Table), but both are the same LUT.

<Configuration example of transmission system to which this technology is applied>

FIG. 7 shows an example of a transmission system to which the present technology is applied (a system refers to an entity in which a plurality of devices are logically aggregated, and it does not matter whether or not devices of each configuration are in the same housing). It is a figure which shows the structural example of embodiment.

In FIG. 7, the transmission system is composed of a transmitter 11 and a receiver 12 .

The transmission device 11 transmits (broadcasts) (transmits), for example, television broadcast programs. That is, the transmitting device 11 encodes target data to be transmitted, such as image data and audio data as a program, into an LDPC code, for example, a satellite line, a terrestrial wave, a cable (wired line), etc. It transmits via the communication channel 13 .

The receiving device 12 receives the LDPC code transmitted from the transmitting device 11 via the communication channel 13, decodes it into target data, and outputs the decoded data.

Here, it is known that the LDPC code used in the transmission system of FIG. 7 exhibits extremely high performance in an AWGN (Additive White Gaussian Noise) channel.

On the other hand, the communication path 13 may generate burst errors or erasures. For example, especially when the communication channel 13 is a terrestrial wave, in an OFDM (Orthogonal Frequency Division Multiplexing) system, D/U (Desired to Undesired Ratio) is 0 dB (Undesired = echo power is equal to Desired = main path power) ), depending on the delay of the echo (paths other than the main path), the power of a particular symbol may be erasured.

In addition, even in flutter (a communication channel where echo with a delay of 0 and a Doppler frequency is added), if D/U is 0 dB, the Doppler frequency will change OFDM at a specific time. There are cases where the power of the entire symbol is erasure.

Furthermore, due to the wiring situation from the reception unit (not shown) such as an antenna that receives the signal from the transmission device 11 to the reception device 12 on the reception device 12 side, and the unstable power supply of the reception device 12, burst errors may occur.

On the other hand, in the decoding of the LDPC code, as shown in _FIG . Since the variable node operation of equation (1) involving addition is performed, if an error occurs in the sign bit used in the variable node operation, the accuracy of the desired message is reduced.

Then, in the decoding of the LDPC code, at the check node, the check node operation of Equation (7) is performed using the message obtained at the variable node connected to the check node, so that the multiple connected variable nodes ( If the number of check nodes in which the code bits of the LDPC code corresponding to ) are simultaneously in error (including erasures), the decoding performance deteriorates.

That is, for example, if two or more of the variable nodes connected to the check node become erasure at the same time, the check node sends a message with the same probability that the value is 0 and that the value is 1. return. In this case, the check nodes that return messages with equal probability do not contribute to one decoding process (one set of variable node operations and check node operations), and as a result, the number of iterations of the decoding process is increased. As a result, the decoding performance deteriorates, and the power consumption of the receiving device 12 that decodes the LDPC code increases.

Therefore, in the transmission system of FIG. 7, it is possible to improve resistance to burst errors and erasures while maintaining the performance of the AWGN channel (AWGN channel).

<Configuration example of transmission device 11>

FIG. 8 is a block diagram showing a configuration example of the transmission device 11 of FIG.

In the transmitting device 11 , one or more input streams (Input Streams) as target data are supplied to a mode adaptation/multiplexer (Mode Adaptation/Multiplexer) 111 .

Mode adaptation/multiplexer 111 performs processing such as mode selection and multiplexing of one or more input streams supplied thereto as necessary, and supplies the resulting data to padder 112. .

Pader 112 performs the necessary zero padding (null insertion) on the data from mode adaptation/multiplexer 111 and supplies the resulting data to BB Scrambler 113 .

A BB scrambler 113 applies BB scrambling (Base-Band Scrambling) to the data from the padder 112 and supplies the resulting data to a BCH encoder (BCH encoder) 114 .

The BCH encoder 114 BCH-encodes the data from the BB scrambler 113 and supplies the resulting data to an LDPC encoder 115 as LDPC target data to be LDPC-encoded.

The LDPC encoder 115 performs LDPC encoding on the LDPC target data from the BCH encoder 114, for example, according to a check matrix in which the parity matrix, which is a part corresponding to the parity bits of the LDPC code, has a dual diagonal structure. and outputs an LDPC code with the LDPC target data as information bits.

That is, the LDPC encoder 115 converts the LDPC target data to a predetermined standard such as DVB-S.2, DVB-T.2, DVB-C.2, ATSC 3.0 (the parity check matrix (Corresponding) LDPC code, LDPC encoding for encoding into other LDPC codes is performed, and the resulting LDPC code is output.

Here, the LDPC code specified in the DVB-S.2 and ATSC3.0 standards and the LDPC code to be adopted in ATSC3.0 are IRA (Irregular Repeat Accumulate) codes, and the check matrix of the LDPC code (Part or all of) the parity matrix in has a staircase structure. A parity matrix and a staircase structure will be described later. For IRA codes, see, for example, "Irregular Repeat-Accumulate Codes," H. Jin, A. Khandekar, and R. J. McEliece, in Proceedings of 2nd International Symposium on Turbo codes and Related Topics, pp. 1-8, Sept. 2000.

The LDPC code output by the LDPC encoder 115 is supplied to a bit interleaver 116 .

The bit interleaver 116 performs bit interleaving, which will be described later, on the LDPC code from the LDPC encoder 115 , and supplies the LDPC code after the bit interleaving to the mapper 117 .

The mapper 117 maps the LDPC code from the bit interleaver 116 to a signal point representing one symbol of orthogonal modulation in units of one or more code bits (symbol units) of the LDPC code, thereby performing orthogonal modulation (multiple modulation). value modulation).

That is, the mapper 117 converts the LDPC code from the bit interleaver 116 onto a constellation that is an IQ plane defined by the I-axis representing the I component in phase with the carrier and the Q-axis representing the Q component orthogonal to the carrier. are mapped to the signal points determined by the modulation scheme for orthogonal modulation of the LDPC code, and orthogonal modulation is performed.

When the number of signal points of the constellation used in the modulation method of orthogonal modulation performed by the mapper 117 is 2 ^m , the mapper 117 uses the m-bit code bit of the LDPC code as a symbol (1 symbol), The LDPC code from bit interleaver 116 is mapped on a symbol-by-symbol basis to a signal point representing a symbol among the 2 ^m signal points.

Here, as the modulation method of the quadrature modulation performed by the mapper 117, for example, the modulation method stipulated in the DVB-S.2 or ATSC3.0 standards, or other modulation method, that is, for example, BPSK (Binary Phase Shift Keying), QPSK (Quadrature Phase Shift Keying), 8PSK (Phase-Shift Keying), 16APSK (Amplitude Phase-Shift Keying), 32APSK, 16QAM (Quadrature Amplitude Modulation), 16QAM, 64QAM, 256QAM, 1024QAM, 4096QAM, 4PAM (Pulse Amplitude Modulation), etc. Which modulation scheme is to be used for quadrature modulation in the mapper 117 is set in advance according to, for example, the operation of the operator of the transmission device 11 or the like.

Data obtained by the processing in the mapper 117 (mapping result of mapping symbols to signal points) is supplied to a time interleaver 118 .

The time interleaver 118 performs time interleaving (time direction interleaving) on the data from the mapper 117 in units of symbols, and converts the resulting data into a SISO/MISO encoder (SISO/MISO (Single Input Single Output/Multiple Input)). input (single output) encoder) 119.

The SISO/MISO encoder 119 performs space-time encoding on the data from the time interleaver 118 and supplies it to a frequency interleaver 120 .

The frequency interleaver 120 frequency-interleaves the data from the SISO/MISO encoder 119 on a symbol-by-symbol basis (interleaves in the frequency direction) and supplies the data to the frame builder/resource allocation unit (Frame Builder & Resource Allocation) 131 .

On the other hand, the BCH encoder 121 is supplied with control data (signaling) for transmission control such as BB signaling (Base Band Signaling) (BB Header).

The BCH encoder 121 BCH-encodes the control data supplied thereto in the same manner as the BCH encoder 114 and supplies the resulting data to the LDPC encoder 122 .

The LDPC encoder 122 LDPC-encodes the data from the BCH encoder 121 as LDPC target data in the same manner as the LDPC encoder 115 , and supplies the resulting LDPC code to the mapper 123 .

The mapper 123, like the mapper 117, maps the LDPC code from the LDPC encoder 122 to a signal point representing one symbol of orthogonal modulation in units of one or more code bits (symbol unit) of the LDPC code. quadrature modulation, and the resulting data is supplied to frequency interleaver 124 .

Similar to frequency interleaver 120 , frequency interleaver 124 frequency-interleaves the data from mapper 123 on a symbol-by-symbol basis and supplies the data to frame builder/resource allocation section 131 .

Frame builder/resource allocation unit 131 inserts pilot symbols into required positions of data (symbols) from frequency interleavers 120 and 124, and from the resulting data (symbols), a predetermined A frame (for example, a PL (Physical Layer) frame, a T2 frame, a C2 frame, or the like) composed of a number of symbols is configured and supplied to an OFDM generation unit (OFDM generation) 132 .

OFDM generating section 132 generates an OFDM signal corresponding to the frame from frame from frame builder/resource allocation section 131 and transmits it via communication channel 13 (FIG. 7).

Note that the transmission device 11 may be configured without some of the blocks illustrated in FIG. 8, such as the time interleaver 118, the SISO/MISO encoder 119, the frequency interleaver 120, and the frequency interleaver 124. can be done.

<Configuration example of bit interleaver 116>

FIG. 9 is a block diagram showing a configuration example of the bit interleaver 116 in FIG.

The bit interleaver 116 has a function of interleaving data and is composed of a parity interleaver 23 , a group-wise interleaver 24 and a block interleaver 25 .

Parity interleaver 23 performs parity interleaving to interleave the parity bits of the LDPC code from LDPC encoder 115 at other parity bit positions, and supplies the LDPC code after parity interleaving to group-wise interleaver 24 .

Group-wise interleaver 24 performs group-wise interleaving on the LDPC code from parity interleaver 23 and supplies the LDPC code after group-wise interleaving to block interleaver 25 .

Here, in group-wise interleaving, the LDPC code for one code is divided into 360-bit units equal to the unit size P described later from the beginning, and the 360 bits of one division are used as a bit group, and the parity interleaver 23 LDPC codes from are interleaved in bit groups.

When group-wise interleaving is performed, the error rate can be improved compared to when group-wise interleaving is not performed, and as a result, good communication quality can be ensured in data transmission.

The block interleaver 25 performs block interleaving for demultiplexing the LDPC code from the group-wise interleaver 24, for example, converting one code worth of LDPC code into a symbol of m bits, which is a unit of mapping. and supplied to mapper 117 (FIG. 8).

Here, in block interleaving, for example, a column as a storage area for storing a predetermined number of bits in the column (vertical) direction is arranged in the row (horizontal) direction by a number equal to the number of bits m of a symbol. The LDPC code from the group-wise interleaver 24 is written in the column direction and read out in the row direction to the storage areas arranged in the same manner as the LDPC code, so that the LDPC code is symbolized into m-bit symbols.

<Parity Check Matrix of LDPC Code>

FIG. 10 is a diagram showing an example of parity check matrix H used for LDPC encoding by the LDPC encoder 115 of FIG.

The parity check matrix H has an LDGM (Low-Density Generation Matrix) structure, and includes an information matrix H _A of a portion corresponding to the information bit of the code bits of the LDPC code and a parity matrix H _T corresponding to the parity bit. can be represented by the formula H=[H _A |H _T ] (a matrix in which the elements of the information matrix H _A are the elements on the left side and the elements of the parity matrix H _T are the elements on the right side).

Here, the number of information bits and the number of parity bits in the code bits of one LDPC code (one codeword) are respectively referred to as information length K and parity length M, and one (1 codeword), the number of code bits of the LDPC code is called a code length N (=K+M).

The information length K and parity length M for an LDPC code of a given code length N are determined by the coding rate. Also, the parity check matrix H is a matrix with M×N rows and columns (a matrix with M rows and N columns). The information matrix H _A becomes an M×K matrix, and the parity matrix H _T becomes an M×M matrix.

FIG. 11 is a diagram showing an example of parity matrix H _T of parity check matrix H used for LDPC encoding in LDPC encoder 115 of FIG.

As the parity matrix H _T of the parity check matrix H used for LDPC encoding in the LDPC encoder 115, for example, a parity matrix H _T similar to the parity matrix H of the LDPC code specified in standards such as DVB-T.2. can be adopted.

The parity matrix H _T of the parity check matrix H of the LDPC code specified in standards such as DVB-T.2 is, as shown in FIG. matrix). The row weight of the parity matrix H _T is 1 for the first row and 2 for all remaining rows. Also, the column weight is 1 for the last column and 2 for all remaining columns.

As described above, an LDPC code for parity check matrix H whose parity matrix H _T has a staircase structure can be easily generated using the parity check matrix H.

That is, an LDPC code (one codeword) is represented by a row vector c, and a column vector obtained by transposing the row vector is represented by ^cT . Also, in the row vector c of the LDPC code, the information bit portion is represented by row vector A, and the parity bit portion is represented by row vector T. FIG.

In this case, the row vector c is obtained by the formula c = [A|T] (where the elements of row vector A are the elements on the left, row vector T can be represented as a row vector with the element of the right as the element of

The check matrix H and the row vector c = [A|T] as the LDPC code must satisfy the expression Hc ^T = 0, and the row vector c = [A | T] that satisfies the expression Hc ^T = 0 If the ^parity matrix H _T of parity check matrix H = [H _A |H _T ] has the staircase structure shown in FIG. By setting the elements of each row to 0 in order from the first row of the column vector Hc ^T , it is possible to obtain them sequentially (in order).

FIG. 12 is a diagram for explaining parity check matrix H of an LDPC code specified in standards such as DVB-T.2.

For the KX columns from the first column of the parity check matrix H of the LDPC code specified in standards such as DVB-T.2, the column weight is X, and for the subsequent K3 columns, the column weight is 3, and then has a column weight of 2 for the M-1 columns of , and a column weight of 1 for the last column.

where KX+K3+M-1+1 is equal to the code length N.

FIG. 13 is a diagram showing the number of columns KX, K3 and M and the column weight X for each coding rate r of the LDPC code specified in standards such as DVB-T.2.

Standards such as DVB-T.2 define LDPC codes with a code length N of 64800 bits and 16200 bits.

And for LDPC code with code length N of 64800 bits, 11 nominal rates 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/ 4, 4/5, 5/6, 8/9, and 9/10 are specified, and for an LDPC code with a code length N of 16200 bits, ten coding rates 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4/5, 5/6 and 8/9 are provided.

Here, hereinafter, the code length N of 64800 bits is also referred to as 64 kbits, and the code length N of 16200 bits is also referred to as 16 kbits.

As for the LDPC code, code bits corresponding to columns with higher column weights in the check matrix H tend to have lower error rates.

12 and 13, in the parity check matrix H specified in standards such as DVB-T.2, the column weight tends to be larger toward the top (left side) of the column. As for the LDPC code corresponding to H, the leading code bit tends to be more resistant to errors (tolerant to errors), and the trailing code bit tends to be less resistant to errors.

<Parity interleave>

Parity interleaving by parity interleaver 23 in FIG. 9 will be described with reference to FIGS.

FIG. 14 is a diagram showing an example of (part of) a Tanner graph of a parity check matrix of an LDPC code.

As shown in FIG. 14, when a plurality of (such as two) variable nodes (corresponding code bits) connected to the check node become errors such as erasure at the same time, all the check nodes connected to the check node Returns to the variable node a message with an equal probability of a value of 0 and a value of 1. Therefore, if a plurality of variable nodes connected to the same check node become erasures at the same time, the decoding performance deteriorates.

By the way, the LDPC code output by the LDPC encoder 115 in FIG. 8 is, for example, an IRA code similar to the LDPC code specified in standards such as DVB-T.2, and the parity matrix _HT of the parity check matrix H is , as shown in FIG. 11, has a staircase structure.

FIG. 15 is a diagram showing an example of a parity matrix H _T having a staircase structure and a Tanner graph corresponding to the parity matrix H _T as shown in FIG. 11 .

FIG. 15A shows an example of a parity matrix H _T having a staircase structure, and FIG. 15B shows a Tanner graph corresponding to the parity matrix H _T of FIG. 15A.

In the parity matrix H _T that has a staircase structure, 1 elements are adjacent in each row (except for the first row). Therefore, in the Tanner graph of the parity matrix H _T , two adjacent variable nodes corresponding to two adjacent columns of elements in which the value of the parity matrix H _T is 1 are connected to the same check node. there is

Therefore, if parity bits corresponding to two adjacent variable nodes described above become erroneous at the same time due to a burst error, erasure, or the like, two variable nodes corresponding to the two erroneous parity bits (using parity bits A check node connected to a variable node that requests a message) returns a message with an equal probability of 0 and 1 to the variable node connected to the check node, so the decoding performance is reduced. to degrade. When the burst length (the number of parity bits with consecutive errors) increases, the number of check nodes returning messages with equal probability increases, further deteriorating the decoding performance.

Therefore, the parity interleaver 23 (FIG. 9) performs parity interleaving for interleaving the parity bits of the LDPC code from the LDPC encoder 115 into the positions of other parity bits in order to prevent the deterioration of the decoding performance described above. .

FIG. 16 is a diagram showing parity matrix H _T of parity check matrix H corresponding to the LDPC code after parity interleaving performed by parity interleaver 23 of FIG.

Here, the information matrix H _A of the parity check matrix H corresponding to the LDPC code output by the LDPC encoder 115 is similar to the information matrix of the parity check matrix H corresponding to the LDPC code specified in standards such as DVB-T.2 In addition, it has a circular structure.

A cyclic structure is a structure in which a column matches a cyclically shifted version of another column. columns are cyclically shifted in the column direction by a predetermined value, such as a value proportional to the value q obtained by dividing the parity length M. Hereinafter, the P columns in the cyclic structure are referred to as the unit size as appropriate.

As LDPC codes specified in standards such as DVB-T.2, there are two types of LDPC codes with code lengths N of 64800 bits and 16200 bits, as described with reference to FIGS. For both types of LDPC codes, the unit size P is defined as 360, which is one of the divisors of the parity length M, excluding 1 and M.

Also, the parity length M is a value other than a prime number represented by the formula M=q×P=q×360 using a value q that varies depending on the coding rate. Therefore, the value q, like the unit size P, is also one of the divisors of the parity length M, excluding 1 and M, and dividing the parity length M by the unit size P (The product of P and q, which is a divisor of the parity length M, gives the parity length M).

As described above, the parity interleaver 23 has an information length of K, an integer of 0 or more and less than P is x, and an integer of 0 or more and less than q is y. As a parity interleave, N-bit LDPC Among the code bits of the code, interleave the K+qx+y+1th code bit into the position of the K+Py+x+1th code bit.

Both the K+qx+y+1th code bit and the K+Py+x+1th code bit are the code bits after the K+1th code bit, so they are parity bits. Interleaving moves the position of the parity bit of the LDPC code.

According to such parity interleaving, (parity bits corresponding to) variable nodes connected to the same check node are separated by unit size P, that is, 360 bits here, so the burst length is less than 360 bits. In this case, it is possible to avoid a situation in which a plurality of variable nodes connected to the same check node become erroneous at the same time, and as a result, it is possible to improve robustness against burst errors.

Note that the LDPC code after parity interleaving, which interleaves the K+qx+y+1st code bit at the position of the K+Py+x+1th code bit, is K+qx+ Matches the LDPC code of a parity check matrix obtained by performing column permutation in which the y+1-th column is replaced with the K+Py+x+1-th column (hereinafter also referred to as a transformed parity check matrix).

In addition, as shown in FIG. 16, the parity matrix of the transform check matrix has a pseudo-cyclic structure in units of P columns (360 columns in FIG. 16).

Here, the pseudo cyclic structure means a structure in which a part except for a part is a cyclic structure.

The transform parity check matrix obtained by applying column permutation corresponding to parity interleaving to the parity check matrix of the LDPC code specified in standards such as DVB-T.2 is 360 rows in the upper right corner of the transform parity check matrix. In the 360 column part (shift matrix described later), there is only one element of 1 (it is an element of 0), and in that respect, it is not a (complete) cyclic structure, but a pseudo-cyclic structure. ing.

The transformed parity check matrix for the parity check matrix of the LDPC code output by the LDPC encoder 115 has, for example, a pseudo-cyclic structure similar to the transformed parity check matrix for the parity check matrix of the LDPC code specified in standards such as DVB-T.2. ing.

Note that the transformation parity check matrix of FIG. 16 is a column permutation corresponding to parity interleaving with respect to the original parity check matrix H, and also a row permutation so that the transformation parity check matrix is composed of constituent matrices described later. (row permutation) is also applied to the matrix.

FIG. 17 is a flowchart illustrating the processing performed by the LDPC encoder 115, bit interleaver 116, and mapper 117 of FIG.

The LDPC encoder 115 waits for the LDPC target data to be supplied from the BCH encoder 114, encodes the LDPC target data into an LDPC code in step S101, and supplies the LDPC code to the bit interleaver 116. , the process proceeds to step S102.

In step S102, the bit interleaver 116 performs bit interleaving on the LDPC code from the LDPC encoder 115, supplies symbols obtained by the bit interleaving to the mapper 117, and the process proceeds to step S103.

That is, in step S102, in the bit interleaver 116 (FIG. 9), the parity interleaver 23 performs parity interleaving on the LDPC code from the LDPC encoder 115, and converts the parity-interleaved LDPC code into group-wise interleaved It feeds the leaver 24 .

Group-wise interleaver 24 performs group-wise interleaving on the LDPC code from parity interleaver 23 and supplies it to block interleaver 25 .

The block interleaver 25 performs block interleaving on the LDPC code after group-wise interleaving by the group-wise interleaver 24 , and supplies m-bit symbols obtained as a result to the mapper 117 .

In step S103, the mapper 117 maps the symbols from the block interleaver 25 to any one of 2 ^m signal points defined by the modulation method of the orthogonal modulation performed by the mapper 117 and orthogonally modulates them. The data is provided to time interleaver 118 .

As described above, by performing parity interleaving or group-wise interleaving, it is possible to improve the error rate when a plurality of code bits of an LDPC code are transmitted as one symbol.

Here, in FIG. 9, for convenience of explanation, the parity interleaver 23, which is a block for performing parity interleaving, and the groupwise interleaver 24, which is a block for performing groupwise interleaving, are configured separately. , the parity interleaver 23 and the group-wise interleaver 24 can be configured integrally.

That is, both parity interleaving and groupwise interleaving can be performed by writing and reading code bits to and from memory, and the address for writing code bits (write address) is the address for reading code bits. It can be represented by a matrix that translates to (read address).

Therefore, if a matrix obtained by multiplying a matrix representing parity interleaving and a matrix representing groupwise interleaving is obtained, parity interleaving is performed by converting code bits using these matrices. A result of group-wise interleaving the LDPC code after parity interleaving can be obtained.

In addition to the parity interleaver 23 and the groupwise interleaver 24, the block interleaver 25 can also be configured integrally.

That is, the block interleaving performed by the block interleaver 25 can also be represented by a matrix that converts the write address of the memory storing the LDPC code into the read address.

Therefore, if a matrix obtained by multiplying a matrix representing parity interleaving, a matrix representing group-wise interleaving, and a matrix representing block interleaving is obtained, parity interleaving, group-wise interleaving, and block interleaving can be performed using these matrices. Interleaving can be done in bulk.

Note that one or the amount of parity interleaving and group-wise interleaving may be omitted.

<Configuration example of LDPC encoder 115>

FIG. 18 is a block diagram showing a configuration example of the LDPC encoder 115 of FIG.

Note that the LDPC encoder 122 in FIG. 8 is similarly configured.

As described with reference to FIGS. 12 and 13, standards such as DVB-T.2 define two types of LDPC codes with a code length N of 64800 bits and 16200 bits.

And for the LDPC code whose code length N is 64800 bits, 11 coding rates 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4/ 5, 5/6, 8/9, and 9/10 are specified, and for an LDPC code with a code length N of 16200 bits, ten coding rates 1/4, 1/3, 2/5, 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, and 8/9 are defined (Figs. 12 and 13).

The LDPC encoder 115, for example, encodes (error correction encoding) by the LDPC code of each encoding rate such that the code length N is 64800 bits or 16200 bits, for each code length N and each encoding rate It can be performed according to the prepared check matrix H.

In addition, the LDPC encoder 115 can perform LDPC encoding according to the parity check matrix H of an LDPC code with an arbitrary code length N and an arbitrary coding rate r.

The LDPC encoder 115 is composed of an encoding processing unit 601 and a storage unit 602 .

The encoding processing unit 601 includes an encoding rate setting unit 611, an initial value table reading unit 612, a parity check matrix generation unit 613, an information bit reading unit 614, an encoding parity calculation unit 615, and a control unit 616. The LDPC encoder LDPC encoding is performed on the LDPC target data supplied to 115, and the resulting LDPC code is supplied to bit interleaver 116 (FIG. 8).

That is, the coding rate setting unit 611 sets, for example, the code length N and the coding rate r of the LDPC code, and other specific information for identifying the LDPC code, according to the operator's operation or the like.

Initial value table reading section 612 reads from storage section 602 a later-described parity check matrix initial value table representing the parity check matrix of the LDPC code specified by the specific information set by coding rate setting section 611 .

The parity check matrix generating unit 613 generates a parity check matrix H based on the parity check matrix initial value table read by the initial value table reading unit 612 and stores it in the storage unit 602 . For example, parity check matrix generating section 613 generates information matrix H _A corresponding to information length K (= code length N-parity length M) according to code length N and coding rate r set by coding rate setting section 611. A parity check matrix H is generated by arranging 1 elements in the column direction at intervals of 360 columns (unit size P) and stored in the storage unit 602 .

The information bit reading unit 614 reads (extracts) information bits of information length K from the LDPC target data supplied to the LDPC encoder 115 .

Encoding parity calculation section 615 reads parity check matrix H generated by parity check matrix generation section 613 from storage section 602, and uses parity bit for the information bit read by information bit reading section 614 to obtain a predetermined parity bit. A codeword (LDPC code) is generated by calculating based on the equation.

A control unit 616 controls each block constituting the encoding processing unit 601 .

Storage unit 602 stores, for example, a plurality of parity check matrix initial value tables corresponding to the plurality of coding rates shown in FIGS. 12 and 13 for each code length N such as 64800 bits and 16200 bits. It is The storage unit 602 also temporarily stores data necessary for the processing of the encoding processing unit 601 .

FIG. 19 is a flowchart illustrating an example of processing of the LDPC encoder 115 of FIG.

In step S201, the coding rate setting unit 611 sets the code length N and the coding rate r for LDPC coding, and other specific information for identifying the LDPC code.

In step S202, the initial value table reading unit 612 retrieves a predetermined parity check matrix initial value table specified by the code length N and the encoding rate r as the specific information set by the encoding rate setting unit 611. , is read from the storage unit 602 .

In step S203, the parity check matrix generating unit 613 uses the parity check matrix initial value table read from the storage unit 602 by the initial value table reading unit 612, the code length N and the coding rate set by the coding rate setting unit 611. The parity check matrix H of the LDPC code of r is obtained (generated), supplied to the storage unit 602, and stored.

In step S204, the information bit reading unit 614 extracts the information length K (=N ×r) information bits are read, and parity check matrix H obtained by parity check matrix generation section 613 is read out from storage section 602 and supplied to encoding parity calculation section 615 .

In step S205, the encoding parity calculation unit 615 uses the information bits from the information bit reading unit 614 and the parity check matrix H to sequentially calculate the parity bits of the codeword c that satisfy equation (8).

^HcT = 0
... (8)

In Equation (8), c represents a row vector as a codeword (LDPC code), and c ^T represents transposition of row vector c.

Here, as described above, in the row vector c as the LDPC code (one codeword), the information bit portion is represented by the row vector A, and the parity bit portion is represented by the row vector T. can be expressed by the equation c=[A|T] with row vector A as information bits and row vector T as parity bits.

The check matrix H and the row vector c = [A|T] as the LDPC code must satisfy the expression Hc ^T = 0, and the row vector c = [A | T] that satisfies the expression Hc ^T = 0 If the ^parity matrix H _T of parity check matrix H = [H _A |H _T ] has the staircase structure shown in FIG. By setting the elements of each row to 0 in order from the first row of the column vector Hc ^T , it is possible to obtain them sequentially.

Encoding parity computing section 615 obtains parity bit T for information bit A from information bit reading section 614, and codeword c represented by information bit A and parity bit T = [A|T] is output as the LDPC encoding result of information bit A.

Thereafter, in step S206, control section 616 determines whether or not to end LDPC encoding. In step S206, if it is determined not to end the LDPC encoding, i.e., for example, if there is still LDPC target data to be LDPC encoded, the process returns to step S201 (or step S204). The processing of S201 (or steps S204) to S206 is repeated.

If it is determined in step S206 that the LDPC encoding should be terminated, that is, if there is no LDPC target data to be LDPC-encoded, the LDPC encoder 115 terminates the process.

For the LDPC encoder 115, parity check matrix initial value tables (representing parity check matrices) of LDPC codes of various code lengths N and coding rates r can be prepared in advance. The LDPC encoder 115 can perform LDPC encoding into LDPC codes of various code lengths N and coding rates r using a parity check matrix H generated from a parity check matrix initial value table prepared in advance.

<Example of check matrix initial value table>

The parity check matrix initial value table is, for example, an information matrix H _A ( 10) for each 360 columns (unit size P), and is created in advance for each parity check matrix H of each code length N and each coding rate r.

That is, the parity check matrix initial value table represents at least the positions of 1 elements of the information matrix H _A for every 360 columns (unit size P).

The check matrix H includes a check matrix in which the entire parity matrix H _T has a staircase structure, and a parity matrix H _T in which a part of the parity matrix H T has a staircase structure and the remaining part is a diagonal matrix (identity matrix). ) is a check matrix.

Hereinafter, the expression method of the parity check matrix initial value table representing the parity check matrix in which part of the parity matrix H _T has a staircase structure and the remaining portion is a diagonal matrix is also referred to as a type A method. Also, the expression method of the parity check matrix initial value table representing the parity check matrix in which the entire parity matrix H _T has a staircase structure is also called the type B method.

An LDPC code for a parity check matrix represented by a type A parity check matrix initial value table is also called a type A code, and an LDPC code for a parity check matrix represented by a type B parity check matrix initial value table is also called a type B code.

"Type A" and "Type B" designations are based on the ATSC 3.0 standard. For example, ATSC 3.0 employs both type A and type B codes.

Note that DVB-T.2 and others use type B codes.

FIG. 20 is a diagram showing an example of a parity check matrix initial value table for the type B scheme.

That is, FIG. 20 shows a case where the code length N is 16200 bits and the coding rate (coding rate in DVB-T.2 notation) r is 1/4, which is specified in the DVB-T.2 standard. FIG. 10 shows a parity check matrix initial value table (representing parity check matrix H) for type B code.

The check matrix generator 613 (FIG. 18) obtains the check matrix H as follows using the type B system check matrix initial value table.

FIG. 21 is a diagram illustrating a method of obtaining a parity check matrix H from a parity check matrix initial value table of the type B method.

That is, FIG. 21 shows a parity check matrix initial value table for a type B code with a code length N of 16200 bits and a coding rate r of 2/3, which is specified in the DVB-T.2 standard.

The parity check matrix initial value table of the type B method stores the positions of all 1 elements in the information matrix H _A corresponding to the information length K according to the code length N and coding rate r of the LDPC code in 360 columns (unit size P), and in the ith row, the row number of the 1 element in the 1+360×(i-1)th column of the parity check matrix H (the row number of the first row of the parity check matrix H is 0) are lined up by the number of column weights of the 1+360×(i−1)th column.

Here, the parity matrix H _T (FIG. 10) corresponding to the parity length M of the parity check matrix H of the type B method is determined to have a staircase structure as shown in FIG. If the information matrix H _A (FIG. 10) corresponding to the information length K can be obtained, the parity check matrix H can be obtained.

The number of rows k+1 of the parity check matrix initial value table of the type B method differs depending on the information length K.

The relationship of Equation (9) holds between the information length K and the number of rows k+1 in the parity check matrix initial value table.

K＝(k+1)×360
... (9)

Here, 360 in equation (9) is the unit size P explained in FIG.

In the parity check matrix initial value table of FIG. 21, 13 numerical values are arranged from the 1st to 3rd rows, and 3 numerical values are arranged from the 4th row to the k+1th row (the 30th row in FIG. 21). numbers are lined up.

Therefore, the column weights of the parity check matrix H obtained from the parity check matrix initial value table in FIG. From the (3-1)th column to the Kth column are 3.

The first row of the parity check matrix initial value table in FIG. In the first column of the row numbers 0, 2084, 1613, 1548, 1286, 1460, 3196, 4297, 2481, 3369, 3451, 4620, 2622 row elements are 1 (and other elements is 0).

The second row of the parity check matrix initial value table in FIG. (= 1 + 360 × (2 - 1)) column, row numbers 1, 122, 1516, 3448, 2880, 1407, 1847, 3799, 3529, 373, 971, 4358, 3108 row elements are 1 ing.

As described above, the parity check matrix initial value table represents the position of the 1 element of the information matrix H _A of the parity check matrix H for every 360 columns.

Columns other than the 1+360×(i-1)th column of the check matrix H, that is, each column from the 2+360×(i-1)th column to the 360×ith column are the check matrix initial value table The 1 elements in the 1+360×(i−1)th column determined by are arranged by periodically cyclically shifting downward (downward of the column) according to the parity length M.

That is, for example, the 2+360×(i-1)th column is the 1+360×(i-1)th column cyclically shifted downward by M/360 (=q). , the next 3+360×(i-1)th column is the 1+360×(i-1)th column cyclically shifted downward by 2×M/360 (=2×q) ( 2+360×(i−1)th column is cyclically shifted downward by M/360 (=q)).

Let h i,j be the number in the i-th row (i-th from the top) and j-th column ( _j -th from the left) of the parity check matrix initial value table. Let H _wj be the row number of the 1st element in the parity check matrix H. _wj can be obtained by equation (10).

_Hwj = mod{h _i,j + mod((w-1),P)×q，M)
(10)

where mod (x, y) means the remainder of x divided by y.

Also, P is the unit size described above, and in this embodiment, it is 360, for example, like the DVB-T.2 or ATSC 3.0 standard. Furthermore, q is the value M/360 obtained by dividing the parity length M by the unit size P (=360).

The check matrix generator 613 (FIG. 18) identifies the row number of the 1 element in the 1+360×(i−1)-th column of the check matrix H from the check matrix initial value table.

Furthermore, the parity check matrix generation unit 613 (FIG. 18) converts the row number H _wj of the 1 element in the w-th column, which is a column other than the 1+360×(i−1)-th column of the parity check matrix H, to the formula ( 10), and generate a parity check matrix H in which the element of the row number obtained by the above is set to 1.

FIG. 22 is a diagram showing the structure of the parity check matrix H of the type A scheme.

A check matrix for the type A scheme is composed of an A matrix, a B matrix, a C matrix, a D matrix, and a Z matrix.

The A matrix is the upper left matrix of the parity check matrix H of M1 rows and K columns represented by the predetermined value M1 and the information length K of the LDPC code=code length N×encoding rate r.

The B matrix is an M1-by-M1 matrix with a staircase structure adjacent to the right of the A matrix.

The C matrix is the adjacent matrix below the A matrix and the B matrix, with N−K−M1 rows and K+M1 columns.

The D matrix is the identity matrix adjacent to the right of the C matrix, with N-K-M1 rows and N-K-M1 columns.

The Z matrix is the zero matrix (zero matrix) adjacent to the right of the B matrix, with M1 rows and N-K-M1 columns.

In the type A check matrix H composed of the A matrix to D matrix and the Z matrix as described above, part of the A matrix and C matrix constitute an information matrix, and the B matrix, The rest of the C matrix, the D matrix and the Z matrix make up the parity matrix.

Note that the B matrix is a matrix with a staircase structure, and the D matrix is a unit matrix, so part of the parity matrix of the parity matrix H of the type A method (part of the B matrix) has a staircase structure. , the remaining part (part of the D matrix) is a diagonal matrix (identity matrix).

Similar to the information matrix of the check matrix H of the type B method, the A matrix and the C matrix have a cyclic structure for each column of the unit size P (for example, 360 columns), and the check matrix initial value table of the type A method represents the position of the 1 element in the A and C matrices every 360 columns.

Here, as described above, part of the A matrix and the C matrix constitute an information matrix, so the type A parity check matrix representing the position of the element of 1 in the A matrix and the C matrix for every 360 columns It can be said that the initial value table represents at least the position of the 1 element of the information matrix for every 360 columns.

In addition, since the check matrix initial value table of the type A method represents the position of the 1 element in the A matrix and the C matrix for every 360 columns, It can also be said that the position is represented every 360 columns.

FIG. 23 is a diagram showing an example of a parity check matrix initial value table for the type A scheme.

That is, FIG. 23 shows an example of a parity check matrix initial value table representing a parity check matrix H with a code length N of 35 bits and a coding rate r of 2/7.

The check matrix initial value table of the type A method is a table that represents the position of the element of 1 in the A matrix and the C matrix for each unit size P, and in the ith row, 1 + P × ( The row number of the 1 element in the i-1)th column (row number where the row number of the first row of the parity check matrix H is 0) is the column that the 1+P×(i-1)th column has They are lined up by the number of weights.

It should be noted that, here, the unit size P is assumed to be 5, for example, in order to simplify the explanation.

The parity check matrix H of the type A method has parameters M1, M2, Q1, and Q2.

M1 (FIG. 22) is a parameter that determines the size of the B matrix and takes a value that is a multiple of the unit size P. By adjusting M1, the performance of the LDPC code changes and is adjusted to a predetermined value when parity check matrix H is determined. Here, it is assumed that 15, which is three times the unit size P=5, is adopted as M1.

M2 (FIG. 22) takes a value M-M1 obtained by subtracting M1 from the parity length M.

Here, the information length K is N × r = 35 × 2/7 = 10, and the parity length M is N - K = 35 - 10 = 25, so M2 is M - M1 = 25 - 15 = 10 becomes.

Q1 is obtained according to the formula Q1=M1/P and represents the shift number (number of rows) of the cyclic shift in the A matrix.

That is, columns other than the 1+P×(i-1)th column of the A matrix of the type A system check matrix H, that is, from the 2+P×(i-1)th column to the P×ith column In each column, the 1 elements in the 1+P×(i-1)th column determined by the parity check matrix initial value table are cyclically shifted downward (toward the bottom of the column) and arranged. and Q1 represents the shift number of that cyclic shift in the A matrix.

Q2 is determined according to the formula Q2=M2/P and represents the shift number (number of rows) of the cyclic shift in the C matrix.

That is, columns other than the 1+P×(i-1)th column of the C matrix of the check matrix H of the type A method, that is, from the 2+P×(i-1)th column to the P×ith column In each column, the 1 elements in the 1+P×(i-1)th column determined by the parity check matrix initial value table are cyclically shifted downward (toward the bottom of the column) and arranged. and Q2 represents the shift number of that cyclic shift in the C matrix.

Here Q1 has M1/P=15/5=3 and Q2 has M2/P=10/5=2.

In the parity check matrix initial value table of FIG. 23, three numerical values are arranged in the first and second rows, and one numerical value is arranged in the third to fifth rows. For example, the column weights of the parts of the A matrix and the C matrix of the parity check matrix H obtained from the parity check matrix initial value table in FIG. From the 11=1+5×(3−1)th column to the 25=5×5th column, it is 1.

That is, the first row of the parity check matrix initial value table in FIG. It indicates that the element is 1 (and the other elements are 0).

Here, in this case, the A matrix (FIG. 22) is a matrix of 15 rows and 10 columns (M1 rows and K columns), and the C matrix (FIG. 22) is a matrix of 10 rows and 25 columns (N-K-M1 rows and K+M1 columns), the rows with row numbers 0 to 14 of the parity check matrix H are the rows of the A matrix, and the rows with row numbers 15 to 24 of the parity check matrix H are the rows of the C matrix.

Therefore, among the rows with row numbers 2, 6, and 18 (hereinafter referred to as rows #2, #6, and #18), rows #2 and #6 are rows of the A matrix, and row #18 is the row of the C matrix.

The second row of the parity check matrix initial value table in FIG. It shows that the elements of 2, #10, and #19 are 1.

Here, in the 6th (= 1 + 5 × (2-1)) column of the check matrix H, rows #2 and #10 among rows #2, #10, and #19 are rows of the A matrix , and row #19 is a row of the C matrix.

The third row of the parity check matrix initial value table in FIG. 1.

Here, in the 11th (=1+5×(3−1)) column of the parity check matrix H, row #22 is the row of the C matrix.

Similarly, 19 in the 4th row of the parity check matrix initial value table in FIG. 15 in the 5th row of the parity check matrix initial value table in FIG. It shows that

As described above, the parity check matrix initial value table represents the position of the element of 1 in the A matrix and the C matrix of the parity check matrix H for each unit size P=5 columns.

Columns other than the 1+5×(i-1)th column of the A matrix and the C matrix of the check matrix H, that is, each column from the 2+5×(i-1)th column to the 5×ith column are , the 1 element in the 1+5×(i-1)th column determined by the check matrix initial value table is arranged by periodically cyclically shifting downward (downward of the column) according to the parameters Q1 and Q2 It has become a thing.

That is, for example, the 2+5×(i-1)th column of the A matrix is obtained by cyclically shifting the 1+5×(i-1)th column downward by Q1 (=3). and the next 3+5×(i-1)th column is the 1+5×(i-1)th column cyclically shifted downward by 2×Q1 (=2×3) ( 2+5×(i−1)th column cyclically shifted downward by Q1).

Also, for example, the 2+5×(i-1)th column of the C matrix is obtained by cyclically shifting the 1+5×(i-1)th column downward by Q2 (=2). and the next 3+5×(i-1)th column is the 1+5×(i-1)th column cyclically shifted downward by 2×Q2 (=2×2) ( 2+5×(i−1)th column is cyclically shifted downward by Q2).

24 is a diagram showing an A matrix generated from the parity check matrix initial value table of FIG. 23. FIG.

In the A matrix of FIG. 24, the elements of rows #2 and #6 of the 1(=1+5×(1−1)) column are 1 according to the first row of the check matrix initial value table of FIG. ing.

Then, each column from the 2nd (=2+5×(1-1)) to the 5th (=5+5×(1-1)) column moves down the previous column by Q1=3. is cyclically shifted to

Furthermore, in the A matrix of FIG. 24, according to the second row of the check matrix initial value table of FIG. It has become.

Then, each column from the 7th (=2+5×(2-1)) to the 10th (=5+5×(2-1)) columns moves the previous column down by Q1=3. is cyclically shifted to

FIG. 25 is a diagram showing parity interleaving of the B matrix.

The parity check matrix generation unit 613 (FIG. 18) uses the parity check matrix initial value table to generate the A matrix, and arranges the stepped B matrix to the right of the A matrix. Then, parity check matrix generation section 613 regards the B matrix as a parity matrix, and performs parity interleaving so that adjacent 1 elements in the B matrix of the staircase structure are spaced apart by a unit size P=5 in the row direction.

FIG. 25 shows the A and B matrices after parity interleaving of the B matrix in FIG.

26 is a diagram showing a C matrix generated from the parity check matrix initial value table of FIG. 23. FIG.

In the C matrix of FIG. 26, according to the first row of the parity check matrix initial value table of FIG. It's becoming

Then, each column from the 2 (= 2 + 5 x (1-1)) to the 5 (= 5 + 5 x (1-1)) columns of the C matrix replaces the previous column with Q2 = 2 is cyclically shifted downward by

Furthermore, in the C matrix of FIG. 26, according to the 2nd to 5th rows of the check matrix initial value table of FIG. 19, row #22 in column 11 (=1+5×(3-1)), row #19 in column 16 (=1+5×(4-1)), and row 21 (=1+5 The element in row #15 of the ×(5-1)) column is 1.

And each column from 7(=2+5×(2-1)) to 10(=5+5×(2-1)), 12(=2+5×(3-1) ) to 15(=5+5×(3-1)) columns, 17(=2+5×(4-1)) to 20(=5+5×(4- 1) Each column up to column 22 (= 2 + 5 x (5-1)) to 25 (= 5 + 5 x (5-1)) is immediately before column is cyclically shifted downward by Q2=2.

The parity check matrix generation unit 613 (FIG. 18) uses the parity check matrix initial value table to generate the C matrix, and arranges the C matrix below the A matrix and the B matrix (after parity interleaving).

Further, parity check matrix generating section 613 arranges Z matrix to the right of B matrix and arranges D matrix to the right of C matrix to generate parity check matrix H shown in FIG.

FIG. 27 is a diagram showing parity interleaving of the D matrix.

After generating the parity check matrix H in FIG. 26, the parity check matrix generation unit 613 regards the D matrix as a parity matrix, and the elements of 1 in the odd-numbered rows and the next even-numbered rows of the unit matrix D matrix are arranged in the row direction. , parity interleave (only the D matrix) such that they are separated by unit size P=5.

FIG. 27 shows the parity interleaving of the D matrix with respect to the parity check matrix H of FIG.

The LDPC encoder 115 (the encoding parity calculation unit 615 (FIG. 18)) performs LDPC encoding (generation of LDPC code) using parity check matrix H in FIG. 27, for example.

Here, the LDPC code generated using the parity check matrix H in FIG. 27 is an LDPC code that performs parity interleaving. Therefore, the LDPC code generated using the parity check matrix H in FIG. There is no need to perform parity interleaving in the parity interleaver 23 (FIG. 9). That is, the LDPC code generated using the check matrix H after parity interleaving of the D matrix is an LDPC code that has undergone parity interleaving. is skipped.

FIG. 28 restores the parity interleaving to the B matrix, part of the C matrix (the part of the C matrix located below the B matrix), and the D matrix of the parity check matrix H in FIG. FIG. 10 is a diagram showing parity check matrix H subjected to column permutation as parity deinterleaving;

The LDPC encoder 115 can perform LDPC encoding (generation of LDPC code) using parity check matrix H in FIG.

When LDPC encoding is performed using parity check matrix H in FIG. 28 , an LDPC code without parity interleaving is obtained by the LDPC encoding. Therefore, when performing LDPC encoding using parity check matrix H in FIG. 28, parity interleaving is performed in parity interleaver 23 (FIG. 9).

FIG. 29 is a diagram showing a transformed parity check matrix H obtained by performing row permutation on the parity check matrix H of FIG.

As will be described later, the transformation check matrix is a P×P identity matrix, a quasi-identity matrix in which one or more of 1 of the identity matrix is 0, a shift matrix obtained by cyclically shifting the identity matrix or the quasi-identity matrix, It is a matrix represented by a combination of a sum matrix that is the sum of two or more of the unit matrix, quasi-unit matrix, or shift matrix, and a P×P zero matrix.

By using the transform parity check matrix for decoding the LDPC code, it is possible to employ an architecture in which P check node operations and P variable node operations are simultaneously performed in the decoding of the LDPC code, as will be described later.

<New LDPC code>

In data transmission using LDPC codes, one method of ensuring good communication quality is to use LDPC codes with good performance.

A new LDPC code with good performance (hereinafter also referred to as a new LDPC code) will be described below.

As the new LDPC code, for example, the unit size P is 360, which is the same as DVB-T.2, ATSC3.0, etc., and type A code or type B code corresponding to parity check matrix H of cyclic structure can be adopted. can.

The LDPC encoder 115 (FIGS. 8 and 18) has a code length N longer than 64k bits, such as 69120 bits, and a coding rate r such as 2/16, 3/16, 4/16, 5/16, 6/16, 7/16, 8/16, 9/16, 10/16, 11/16, 12/16, 13/16 or 14/16 LDPC encoding to the new LDPC code can be performed using the parity check matrix initial value table of the new LDPC code (parity check matrix H obtained from).

In this case, storage section 602 of LDPC encoder 115 (FIG. 8) stores a parity check matrix initial value table of the new LDPC code.

FIG. 30 shows parity check matrix H of type A code (hereinafter also referred to as r=2/16 type A code) as a new LDPC code with code length N of 69120 bits and coding rate r of 2/16. FIG. 10 is a diagram showing an example of a parity check matrix initial value table (for the type A scheme);

31 and 32 show a type A code (hereinafter also referred to as r=3/16 type A code) as a new LDPC code with a code length N of 69120 bits and a coding rate r of 3/16. FIG. 10 is a diagram showing an example of a parity check matrix initial value table representing parity check matrix H;

Note that FIG. 32 is a diagram following FIG. 31 .

FIG. 33 shows parity check matrix H of type A code (hereinafter also referred to as r=4/16 type A code) as a new LDPC code with code length N of 69120 bits and coding rate r of 4/16. It is a figure which shows the example of a parity check matrix initial value table.

34 and 35 show a type A code (hereinafter also referred to as r=5/16 type A code) as a new LDPC code with a code length N of 69120 bits and a coding rate r of 5/16. FIG. 10 is a diagram showing an example of a parity check matrix initial value table representing parity check matrix H;

Note that FIG. 35 is a diagram following FIG. 34 .

36 and 37 show a type A code (hereinafter also referred to as r=6/16 type A code) as a new LDPC code with a code length N of 69120 bits and a coding rate r of 6/16. FIG. 10 is a diagram showing an example of a parity check matrix initial value table representing parity check matrix H;

Note that FIG. 37 is a diagram following FIG. 36 .

38 and 39 show a type A code (hereinafter also referred to as r=7/16 type A code) as a new LDPC code with a code length N of 69120 bits and a coding rate r of 7/16. FIG. 10 is a diagram showing an example of a parity check matrix initial value table representing parity check matrix H;

Note that FIG. 39 is a diagram following FIG. 38 .

40 and 41 show a type A code (hereinafter also referred to as r=8/16 type A code) as a new LDPC code with a code length N of 69120 bits and a coding rate r of 8/16. FIG. 10 is a diagram showing an example of a parity check matrix initial value table representing parity check matrix H;

Note that FIG. 41 is a diagram following FIG. 40 .

42 and 43 show a type B code (hereinafter also referred to as a type B code with r = 7/16) as a new LDPC code with a code length N of 69120 bits and a coding rate r of 7/16. FIG. 10 is a diagram showing an example of a parity check matrix initial value table (of type B method) representing parity check matrix H;

Note that FIG. 43 is a diagram following FIG. 42 .

44 and 45 are diagrams showing other examples of parity check matrix initial value tables representing parity check matrix H of type B code with r=7/16.

Note that FIG. 45 is a diagram following FIG. 44 . The type B code of r=7/16 obtained from (the parity check matrix H represented by) the parity check matrix initial value table of FIGS. 44 and 45 is hereinafter also referred to as another type B code of r=7/16.

46 and 47 show a type B code (hereinafter also referred to as r=8/16 type B code) as a new LDPC code with a code length N of 69120 bits and a coding rate r of 8/16. FIG. 10 is a diagram showing an example of a parity check matrix initial value table representing parity check matrix H;

Note that FIG. 47 is a diagram following FIG. 46 .

48 and 49 are diagrams showing other examples of parity check matrix initial value tables representing the parity check matrix H of the r=8/16 type B code.

Note that FIG. 49 is a diagram following FIG. 48 . The type B code of r=8/16 obtained from the parity check matrix initial value tables of FIGS. 48 and 49 is hereinafter also referred to as another type B code of r=8/16.

50, 51, and 52 are type B codes as new LDPC codes with code length N of 69120 bits and coding rate r of 9/16 (hereinafter also referred to as type B code with r = 9/16). is a diagram showing an example of a parity check matrix initial value table representing the parity check matrix H of ).

51 is a diagram following FIG. 50, and FIG. 52 is a diagram following FIG.

53, 54, and 55 are diagrams showing other examples of parity check matrix initial value tables representing the parity check matrix H of the r=9/16 type B code.

54 is a diagram following FIG. 53, and FIG. 55 is a diagram following FIG. The type B code of r=9/16 obtained from the parity check matrix initial value tables of FIGS. 53 to 55 is hereinafter also referred to as another type B code of r=9/16.

56, 57, and 58 are type B codes as new LDPC codes with code length N of 69120 bits and coding rate r of 10/16 (hereinafter also referred to as type B code with r = 10/16). is a diagram showing an example of a parity check matrix initial value table representing the parity check matrix H of ).

57 is a diagram following FIG. 56, and FIG. 58 is a diagram following FIG.

59, 60, and 61 are diagrams showing other examples of parity check matrix initial value tables representing the parity check matrix H of the r=10/16 type B code.

60 is a diagram following FIG. 59, and FIG. 61 is a diagram following FIG. The type B code of r=10/16 obtained from the parity check matrix initial value tables of FIGS. 59 to 61 is hereinafter also referred to as another type B code of r=10/16.

62, 63, and 64 are type B codes as new LDPC codes with code length N of 69120 bits and coding rate r of 11/16 (hereinafter also referred to as type B code with r = 11/16). is a diagram showing an example of a parity check matrix initial value table representing the parity check matrix H of ).

63 is a diagram following FIG. 62, and FIG. 64 is a diagram following FIG.

65, 66, and 67 are diagrams showing other examples of parity check matrix initial value tables representing the parity check matrix H of the r=11/16 type B code.

66 is a diagram following FIG. 65, and FIG. 67 is a diagram following FIG. The type B code of r=11/16 obtained from the parity check matrix initial value tables of FIGS. 65 to 67 is hereinafter also referred to as another type B code of r=11/16.

68, 69, and 70 are type B codes as new LDPC codes with code length N of 69120 bits and coding rate r of 12/16 (hereinafter also referred to as type B code with r = 12/16). is a diagram showing an example of a parity check matrix initial value table representing the parity check matrix H of ).

69 is a diagram following FIG. 68, and FIG. 70 is a diagram following FIG.

71, 72, and 73 are diagrams showing other examples of parity check matrix initial value tables representing the parity check matrix H of the r=12/16 type B code.

72 is a diagram following FIG. 71, and FIG. 73 is a diagram following FIG. The type B code of r=12/16 obtained from the parity check matrix initial value tables of FIGS. 71 to 73 is hereinafter also referred to as another type B code of r=12/16.

74, 75, and 76 are type B codes as new LDPC codes with code length N of 69120 bits and coding rate r of 13/16 (hereinafter also referred to as type B code with r = 13/16). is a diagram showing an example of a parity check matrix initial value table representing the parity check matrix H of ).

75 is a diagram following FIG. 74, and FIG. 76 is a diagram following FIG.

77, 78, and 79 are diagrams showing other examples of parity check matrix initial value tables representing the parity check matrix H of the r=13/16 type B code.

78 is a diagram following FIG. 77, and FIG. 79 is a diagram following FIG. The type B code of r=13/16 obtained from the parity check matrix initial value tables of FIGS. 77 to 79 is hereinafter also referred to as another type B code of r=13/16.

80, 81, and 82 are type B codes as new LDPC codes with code length N of 69120 bits and coding rate r of 14/16 (hereinafter also referred to as type B code with r = 14/16). is a diagram showing an example of a parity check matrix initial value table representing the parity check matrix H of ).

81 is a diagram following FIG. 80, and FIG. 82 is a diagram following FIG.

83, 84, and 85 are diagrams showing other examples of parity check matrix initial value tables representing parity check matrix H of type B code with r=14/16.

84 is a diagram following FIG. 83, and FIG. 85 is a diagram following FIG. The type B code of r=14/16 obtained from the parity check matrix initial value tables of FIGS. 83 to 85 is hereinafter also referred to as another type B code of r=14/16.

The new LDPC code is an LDPC code with good performance.

Here, an LDPC code with good performance is an LDPC code obtained from an appropriate parity check matrix H.

An appropriate parity check matrix H is, for example, an LDPC code obtained from the parity check matrix H, when transmitted with a low E _s /N ₀ or E _b /N _o (signal power to noise power ratio per bit) , BER (bit error rate) (and FER (frame error rate)) is a parity check matrix that satisfies a predetermined condition.

An appropriate parity check matrix H can be obtained, for example, by performing a simulation of measuring BER when LDPC codes obtained from various parity check matrices satisfying predetermined conditions are transmitted at low E _s /N _o .

Predetermined conditions that an appropriate parity check matrix H should satisfy are, for example, that the analysis result obtained by a code performance analysis method called Density Evolution is good, and that the number of elements of 1, called cycle 4, is good. There is no loop, and so on.

Here, it is known that the decoding performance of the LDPC code is degraded when the information matrix H _A is densely populated with 1 elements like cycle 4. Therefore, the parity check matrix H includes cycles 4 should be absent.

In the parity check matrix H, the minimum value of the loop length (loop length) composed of 1 elements is called girth. Absence of cycle 4 means that girth is greater than 4.

A predetermined condition that an appropriate parity check matrix H should satisfy can be appropriately determined from the viewpoint of improving the decoding performance of the LDPC code, facilitating (simplifying) the decoding process of the LDPC code, and the like.

86 and 87 are diagrams for explaining density evolution for obtaining analysis results as predetermined conditions that an appropriate parity check matrix H should satisfy.

Density evolution is a code analysis method that calculates the expected value of the error probability for the entire LDPC code (ensemble) with a code length N of ∞ characterized by the degree sequence described later. is.

For example, on an AWGN channel, when the noise variance value is increased from 0, the expected value of the error probability of a certain ensemble is 0 at first, but the noise variance value exceeds a certain threshold. Then it will not be 0.

According to Density Evolution, the performance of the ensemble (appropriateness of the parity check matrix) is evaluated by comparing the threshold value of the noise variance value (hereinafter also referred to as the performance threshold) at which the expected value of the error probability is not 0. can decide.

For a specific LDPC code, the ensemble to which the LDPC code belongs is determined, and density evolution is performed on the ensemble to roughly predict the performance of the LDPC code.

Therefore, if an ensemble with good performance is found, an LDPC code with good performance can be found among the LDPC codes belonging to that ensemble.

Here, the above-mentioned degree sequence represents the proportion of variable nodes and check nodes having weights of respective values with respect to the code length N of the LDPC code.

For example, a regular(3,6) LDPC code with a rate of 1/2 has a degree of 3 in which all variable nodes have a weight (column weight) and all check nodes have a weight (row weight) of 6. Belongs to an ensemble characterized by a sequence.

Figure 86 shows the Tanner graph of such an ensemble.

In the Tanner graph of FIG. 86, there are N variable nodes indicated by circles (○) in the figure equal to the code length N, and check nodes indicated by squares (□) in the figure have the code length N and the coding rate There are N/2 equal to the product multiplied by 1/2.

Each variable node has 3 edges connected to it equal to the column weight, so there are a total of 3N edges connecting to N variable nodes.

Also, each check node has 6 branches connected to it equal to the row weight, so there are a total of 3N branches connecting to N/2 check nodes.

Furthermore, in the Tanner graph of FIG. 86, there is one interleaver.

The interleaver randomly permutes the 3N branches connected to N variable nodes, and converts each permuted branch to one of the 3N branches connected to N/2 check nodes. Connect to one of us.

There are (3N)! (= (3N) x (3N-1) x ... x 1) permutation patterns for permuting 3N branches connected to N variable nodes in the interleaver. There is only Therefore, an ensemble characterized by degree-leakage where all variable nodes have a weight of 3 and all check nodes have a weight of 6 is a set of (3N)! LDPC codes.

A multi-edge type ensemble was used in density evolution in a simulation for obtaining a high-performance LDPC code (appropriate parity check matrix).

In the multi-edge type, the interleaver through which the branches connecting to the variable nodes and the branches connecting to the check nodes go through is divided into multiple (multi-edge), which makes the characterization of the ensemble more strictly done.

FIG. 87 shows an example of a multi-edge type ensemble Tanner graph.

In the Tanner graph of FIG. 87, there are two interleavers, a first interleaver and a second interleaver.

Also, in the Tanner graph of FIG. 87, there is only v1 variable node with one branch connected to the first interleaver, zero branch connected to the second interleaver, and one branch connected to the first interleaver. , only v2 variable nodes with 2 branches leading to the second interleaver, v3 variable nodes with 0 branches leading to the first interleaver and 2 branches leading to the second interleaver, respectively exist.

Furthermore, in the Tanner graph of FIG. 87, there are 2 branches connected to the first interleaver, there are only c1 check nodes with 0 branches connected to the second interleaver, and there are 2 branches connected to the first interleaver. , c2 check nodes with 2 branches leading to the second interleaver, c3 check nodes with 0 branches leading to the first interleaver and 3 branches leading to the second interleaver, respectively. exist.

Here, regarding density evolution and its implementation, see, for example, "On the Design of Low-Density Parity-Check Codes within 0.0045 dB of the Shannon Limit", S.Y.Chung, G.D.Forney, T.J.Richardson,R.Urbanke, IEEE Communications Leggers, VOL.5, NO.2, Feb 2001.

In the simulation for (the check matrix of) the new LDPC code, the BER starts to drop (becomes smaller) due to multi-edge type density evolution, E _b /N ₀ (signal power to noise power ratio per bit). A performance threshold finds an ensemble with a predetermined value or less, and among the LDPC codes belonging to the ensemble, an LDPC code that reduces the BER when using one or more orthogonal modulations such as QPSK is selected as a high-performance LDPC code. Selected.

The new LDPC code (the check matrix initial value table representing the check matrix of the code) was obtained by the above simulation.

Therefore, according to the new LDPC code, it is possible to ensure good communication quality in data transmission.

FIG. 88 is a diagram for explaining column weights of parity check matrix H of type A code as the new LDPC code.

For the parity check matrix H of the type A code, as shown in FIG. Let X1 be the column weight of the first to K1 columns, X2 be the column weight of the subsequent K2 column of the C matrix, and X3 be the column weight of the subsequent M1 column of the C matrix.

Note that K1+K2 is equal to the information length K, and M1+M2 is equal to the parity length M. Therefore K1+K2+M1+M2 equals the code length N=69120 bits.

Also, for the parity check matrix H of the type A code, the column weight of the 1st to M1−1 columns of the B matrix is 2, and the column weight of the M1th column (the last column) of the B matrix is 1. Furthermore, the column weight of the D matrix is 1 and the column weight of the Z matrix is 0.

FIG. 89 is a diagram showing parameters of the parity check matrix H of the type A code (represented by the parity check matrix initial value table) of FIGS. 30 to 41. FIG.

X1, Y1, K1, X2, Y2 as parameters of parity check matrix H for type A code with r=2/16, 3/16, 4/16, 5/16, 6/16, 7/16, 8/16 , K2, X3, M1, M2, and performance thresholds are as shown in FIG.

Parameters X1, Y1, K1 (or K2), X2, Y2, X3, M1 (or M2) are set so as to improve the performance of the LDPC code (eg, error rate, etc.).

FIG. 90 is a diagram for explaining column weights of parity check matrix H of type B code as the new LDPC code.

As for the parity check matrix H of the type B code, as shown in FIG. and the column weight of the subsequent KY2 column as Y2, respectively.

KX1+KX2+KY1+KY2 is equal to the information length K, and KX1+KX2+KY1+KY2+M is equal to the code length N=69120 bits.

In addition, for the parity check matrix H of the type B code, the column weight of M−1 columns excluding the last column among the last M columns is 2, and the column weight of the last column is 1.

FIG. 91 is a diagram showing parameters of the parity check matrix H of the type B code (represented by the parity check matrix initial value table) of FIGS. 42 to 85. FIG.

As a parameter of parity check matrix H for type B codes with r = 7/16, 8/16, 9/16, 10/16, 11/16, 12/16, 13/16, 14/16 and other type B codes , X1, KX1, X2, KX2, Y1, KY1, Y2, KY2, M, and performance thresholds are as shown in FIG.

Parameters X1, KX1, X2, KX2, Y1, KY1, Y2, and KY2 are set to improve the performance of the LDPC code.

The new LDPC code realizes good BER/FER and a capacity (channel capacity) close to the Shannon limit.

<Constellation>

92 to 107 are diagrams showing examples of constellations that can be employed in the transmission system of FIG.

In the transmission system of FIG. 7, for example, a constellation to be used in MODCOD can be set for MODCOD, which is a combination of a modulation scheme (MODulation) and an LDPC code (CODE).

One or more constellations can be set for one MODCOD.

Constellations include UC (Uniform Constellation) in which signal points are arranged uniformly and NUC (Non Uniform Constellation) in which the arrangement of signal points is not uniform.

NUC includes, for example, a constellation called 1D NUC (1-dimensional M ² -QAM non-uniform constellation) and a constellation called 2D NUC (2-dimensional QQAM non-uniform constellation).

Generally, 1D NUC improves BER more than UC, and 2D NUC improves BER more than 1D NUC.

A constellation whose modulation method is QPSK becomes UC. As a constellation with a modulation method of 16QAM, 64QAM, 256QAM, etc., for example, UC or 2D NUC can be adopted, and a constellation with a modulation method of 1024QAM, 4096QAM, etc. can be adopted.

In the transmission system of FIG. 7, for example, a constellation specified by ATSC3.0, DVB-C.2, etc., and various other constellations can be used.

That is, when the modulation scheme is QPSK, for example, the same UC can be used for each coding rate r of the LDPC code.

Also, when the modulation scheme is 16QAM, 64QAM, or 256QAM, for example, the same UC can be used for each coding rate r of the LDPC code. Furthermore, when the modulation scheme is 16QAM, 64QAM, or 256QAM, for example, a different 2D NUC can be used for each coding rate r of the LDPC code.

Also, when the modulation scheme is 1024QAM or 4096QAM, for example, the same UC can be used for each coding rate r of the LDPC code. Furthermore, if the modulation scheme is 1024QAM or 4096QAM, for example, a different 1D NUC can be used for each coding rate r of the LDPC code.

Here, QPSK UC is also described as QPSK-UC, and 2 ^m QAM UC is also described as 2 ^m QAM-UC. 2 ^m QAM 1D NUC and 2D NUC are also referred to as 2 ^m QAM-1D NUC and 2 ^m QAM-2D NUC, respectively.

Some of the constellations specified in ATSC 3.0 are described below.

FIG. 92 is a diagram showing coordinates of QPSK-UC signal points used for all coding rates of LDPC codes defined in ATSC 3.0 when the modulation scheme is QPSK.

In FIG. 92, "Input Data cell y" represents a 2-bit symbol mapped to QPSK-UC, and "Constellation point _zs " represents the coordinates of signal point _zs . Note that the index s of the signal point _zs (same as the index q of the signal point _zq , which will be described later) represents the discrete time of the symbol (time interval between one symbol and the next symbol).

In FIG. 92, the coordinates of the signal point _zs are represented in the form of complex numbers, and j represents the imaginary unit (√(-1)).

FIG. 93 shows the coding rate r(CR) of the LDPC code specified by ATSC3.0 when the modulation scheme is 16QAM = 2/15, 3/15, 4/15, 5/15, 6/ 15, 7/15, 8/15, 9/15, 10/15, 11/15, 12, 15, and 13/15 are diagrams showing coordinates of signal points of 16QAM-2D NUCs used; FIG.

In FIG. 93, as in FIG. 92, the coordinates of the signal point _zs are represented in the form of complex numbers, and j represents the imaginary unit.

In FIG. 93, w#k represents the coordinates of the signal point in the first quadrant of the constellation.

In the 2D NUC, the signal points in the second quadrant of the constellation are arranged at positions symmetrically shifted from the signal points in the first quadrant with respect to the Q axis, and the signal points in the third quadrant of the constellation are located in the first quadrant. The signal points of the quadrants are arranged at positions shifted symmetrically with respect to the origin. Then, the signal points in the fourth quadrant of the constellation are arranged at positions shifted symmetrically with respect to the I axis from the signal points in the first quadrant.

Here, when the modulation scheme is 2 ^m QAM, m bits are defined as one symbol, and the one symbol is mapped to the signal point corresponding to that symbol.

For ^example , an m-bit symbol can be represented ^{by an integer value from 0 to 2 m -1} . y(0), y(1), ^. 2b) to y(3b-1) and y(3b) to y(4b-1).

In FIG. 93, the suffix k of w#k takes integer values ranging from 0 to b-1 and w#k is the symbol y(k) ranging from symbols y(0) to y(b-1). represents the coordinates of the signal point corresponding to .

Then, the coordinates of the signal point corresponding to symbol y(k+b) in the range of symbols y(b) to y(2b-1) are represented by -conj(w#k) and symbol y(2b) to The coordinates of the signal point corresponding to the symbol y(k+2b) within the range y(3b-1) are represented by conj(w#k). Also, the coordinates of the signal point corresponding to symbol y(k+3b) in the range of symbols y(3b) to y(4b-1) are represented by -w#k.

where conj(w#k) represents the complex conjugate of w#k.

For example, if the modulation scheme is 16QAM, m= ⁴ -bit symbols y(0), y(1), . It is classified into four categories: (0) to y(3), y(4) to y(7), y(8) to y(11), and y(12) to y(15).

Then, among the symbols y(0) to y(15), for example, the symbol y(12) is the symbol y(k+3b)=y( 0+3×4) and k=0, the coordinates of the signal point corresponding to symbol y(12) are -w#k=-w0.

Now, assuming that the coding rate r(CR) of the LDPC code is, for example, 9/15, according to FIG. 93, w0 is 0.2386+j0.5296, so the coordinate -w0 of the signal point corresponding to symbol y(12) is -(0.2386+j0.5296).

FIG. 94 shows the coding rate r(CR) of the LDPC code specified by ATSC3.0 when the modulation scheme is 1024QAM = 2/15, 3/15, 4/15, 5/15, 6/ 15, 7/15, 8/15, 9/15, 10/15, 11/15, 12, 15, and 13/15 are diagrams showing examples of coordinates of signal points of 1024QAM-1D NUCs used; FIG.

In FIG. 94, u#k represents the complex real part Re(z _s ) and imaginary part Im(z _s ) as the coordinates of the 1D NUC signal point z _s .

FIG. 95 shows a symbol y of 1024QAM and u#k as a complex real part Re(z _s ) and an imaginary part Im(z _s ) representing the coordinates of a 1D NUC signal point z _s corresponding to the symbol y. It is a figure which shows the relationship with.

Now, let's take a 1024QAM 10-bit symbol y from its first bit (most significant bit), y0 _,s , _y1,s , y2 _,s , _y3,s , _y4,s , _{y5, s} , _y6,s , _y7,s , _y8,s , and _y9,s .

FIG. 95A shows five even-numbered bits _y1,s , _y3,s , _y5,s , _y7,s , _y9,s of symbol y and signal point _zs corresponding to symbol y. , which represents the correspondence with u#k representing the (coordinate) real part Re(z _s ) of .

B in FIG. 95 shows five odd-numbered bits y _0,s , y _2,s , y _4,s , y _6,s , y _8,s of symbol y and signal point z _s corresponding to symbol y. represents the correspondence with u#k representing the imaginary part Im(z _s ) of .

1024QAM 10-bit symbol y = ( _y0,s , _{y1,s, y2} ,s _{, y3,s} , _{y4,s , y5,s} , _y6,s , _y7,s , y _8,s , y _9,s ) is, for example, (0,0,1,0,0,1,1,1,0,0), the odd-numbered 5 bits (y _0,s , y _2,s , y _4,s , y _6,s , y _8,s ) is (0,1,0,1,0) and even-numbered 5 bits (y _1,s , y _3,s , _y5,s , _y7,s , _y9,s ) are (0,0,1,1,0).

In FIG. 95A, even-numbered 5 bits (0,0,1,1,0) are associated with u11, so symbol y=(0,0,1,0,0,1, The real part Re(z _s ) of the signal point z _s corresponding to 1,1,0,0) is u11.

In FIG. 95B, the 5 odd-numbered bits (0,1,0,1,0) are associated with u3, so symbol y=(0,0,1,0,0,1, 1,1,0,0), the imaginary part Im(z _s ) of the signal point z _s is u3.

On the other hand, if the coding rate r of the LDPC code is, for example, 6/15, according to FIG. For the 1D NUC used in one case, u3 is 0.1295 and u11 is 0.7196.

Therefore, the real part Re(z _s ) of signal point z _s corresponding to symbol y = (0,0,1,0,0,1,1,1,0,0) is u11 = 0.7196, which is the imaginary The part Im(z _s ) becomes u3=0.1295. As a result, the coordinates of the signal point _zs corresponding to the symbol y=(0,0,1,0,0,1,1,1,0,0) are represented by 0.7196+j0.1295.

In the constellation, the signal points of the 1D NUC are arranged in a grid on straight lines parallel to the I axis and straight lines parallel to the Q axis. However, the intervals between signal points are not constant. Also, in transmitting (data mapped to) signal points, the average power of the signal points on the constellation can be normalized. Let P _ave be the mean square of _the absolute values of all signal points (coordinates) on the constellation _. P _ave ) can be done by multiplying each signal point z _s on the constellation.

The transmission system of FIG. 7 can use the constellation defined by ATSC 3.0 as described above.

96 to 107 are diagrams showing coordinates of UC signal points defined in DVB-C.2.

That is, FIG. 96 is a diagram showing the real part Re(z _q ) of the coordinate z _q of the signal point of QPSK-UC (UC of QPSK) defined by DVB-C.2. FIG. 97 is a diagram showing the imaginary part Im(z _q ) of the coordinates z _q of the QPSK-UC signal point defined in DVB-C.2.

FIG. 98 is a diagram showing the real part Re(z _q ) of the coordinates z _q of the 16QAM-UC (16QAM UC) signal point defined by DVB-C.2. FIG. 99 is a diagram showing the imaginary part Im(z _q ) of the coordinates z _q of the 16QAM-UC signal point defined by DVB-C.2.

FIG. 100 is a diagram showing the real part Re(z _q ) of the coordinate z _q of the 64QAM-UC (UC of 64QAM) signal point defined by DVB-C.2. FIG. 101 is a diagram showing the imaginary part Im(z _q ) of the coordinate z _q of the 64QAM-UC signal point defined by DVB-C.2.

FIG. 102 is a diagram showing the real part Re(z _q ) of the coordinates z _q of the 256QAM-UC (UC of 256QAM) signal point defined by DVB-C.2. FIG. 103 is a diagram showing the imaginary part Im(z _q ) of the coordinate z _q of the 256QAM-UC signal point defined by DVB-C.2.

FIG. 104 is a diagram showing the real part Re(z _q ) of the coordinates z _q of the 1024QAM-UC (UC of 1024QAM) signal point defined by DVB-C.2. FIG. 105 is a diagram showing the imaginary part Im(z _q ) of the coordinate z _q of the 1024QAM-UC signal point defined by DVB-C.2.

FIG. 106 is a diagram showing the real part Re(z _q ) of the coordinates z _q of the 4096QAM-UC (UC of 4096QAM) signal point defined by DVB-C.2. FIG. 107 is a diagram showing the imaginary part Im(z _q ) of the coordinate z _q of the 4096QAM-UC signal point defined by DVB-C.2.

In FIGS. 96 to 107, y _i,q represents the i+1-th bit from the beginning of the symbol of m bits of 2 ^m QAM (for example, 2 bits in QPSK). Also, in transmitting (data mapped to) signal points of UC, the average power of the signal points on the constellation can be normalized. Let P _ave be the mean square of _the absolute values of all signal points (coordinates) on the constellation _. P _ave ) can be done by multiplying each signal point z _q on the constellation.

The transmission system in FIG. 7 can use the UC defined by DVB-C.2 as described above.

30 to 85, the code length N is 69120 bits and the coding rate r is 2/16, 3/16, 4/16, 5/16, 6/16, 7/16, 8/16, The new LDPC codes corresponding to each of 9/16, 10/16, 11/16, 12/16, 13/16, and 14/16 (parity check matrix initial value table) are shown in FIGS. UC can be used.

<Block Interleaver 25>

FIG. 108 is a diagram for explaining block interleaving performed by block interleaver 25 in FIG.

Block interleaving is performed by dividing the LDPC code of one codeword into a part called part 1 and a part called part 2 from the beginning.

Let Npart1 be the length (number of bits) of part 1, and Npart2 be the length of part 2. Npart1+Npart2 is equal to the code length N.

Conceptually, in block interleaving, the column (vertical) direction as one direction is a storage area for storing Npart1/m bits, and the row direction orthogonal to the column direction is the number of bits of a symbol. It is arranged by a number m equal to m, and each column is delimited from above into 360-bit subunits of unit size P. This small column unit is also called a column unit.

In block interleaving, as shown in FIG. 108, writing part 1 of the LDPC code of one codeword from the top to the bottom (column direction) of the first column unit of the column is equivalent to writing from the left to the right column. It is done towards

Then, when the writing to the first column unit of the rightmost column is completed, as shown in FIG. Part 1 of the LDPC code of one codeword is written in the same manner, starting from the rightward column.

When the writing of part 1 of the LDPC code of one code word is completed, as shown in FIG. 108, part 1 of the LDPC code is read in the row direction in units of m bits from the first row of all m columns. .

This m-bit unit of part 1 is provided from block interleaver 25 to mapper 117 (FIG. 8) as an m-bit symbol.

Part 1 is read in units of m bits, starting from the bottom row of m columns. is supplied from the block interleaver 25 to the mapper 117 as symbols of .

Therefore, part 1 is symbolized while being interleaved, and part 2 is symbolized by dividing into m bits sequentially without being interleaved.

The column length Npart1/m is a multiple of 360, which is the unit size P, so that Npart1/m is a multiple of 360, a one-codeword LDPC code consists of part 1 and part 2 can be divided into

FIG. 109 is a diagram showing an example of Part 1 and Part 2 of an LDPC code with a code length N of 69120 bits for each of QPSK, 16QAM, 64QAM, 256QAM, 1024QAM, and 4096QAM modulation schemes.

In FIG. 109, when the modulation scheme is 1024QAM, part 1 is 68400 bits and part 2 is 720 bits, and the modulation schemes are QPSK, 16QAM, 64QAM, 256QAM, and 4096QAM. Again, part 1 is 69120 bits and part 2 is 0 bits.

<Groupwise interleave>

FIG. 110 is a diagram explaining the groupwise interleaving performed by the groupwise interleaver 24 of FIG.

In group-wise interleaving, as shown in FIG. 110, the LDPC code of one codeword is divided into 360-bit units equal to the unit size P from the beginning. The LDPC codes of words are interleaved in bit groups according to a predetermined pattern (hereinafter also referred to as GW pattern).

Here, when the LDPC code of one codeword is divided into bit groups, the (i+1)-th bit group from the beginning is hereinafter also referred to as bit group i.

When the unit size P is 360, for example, an LDPC code with a code length N of 1800 bits is divided into 5 (=1800/360) bit groups of bit groups 0, 1, 2, 3, and 4. Further, for example, an LDPC code with a code length N of 69120 bits is divided into 192 (=69120/360) bit groups of bit groups 0, 1, .

Also, hereinafter, the GW pattern is represented by a sequence of numbers representing bit groups. For example, for an LDPC code with a code length N of 1800 bits, for example, the GW pattern 4,2,0,3,1 replaces the sequence of bit groups 0,1,2,3,4 with bit groups 4,2,0 , 3, 1 to be interleaved (rearranged).

For example, let x _i be the (i+1)-th code bit from the beginning of an LDPC code with a code length N of 1800 bits.

In this case, according to the group-wise interleaving of the GW pattern 4,2,0,3,1, the 1800-bit LDPC code { _x0 , _x1 ,..., _x1799 } is represented by { _x1440 , _x1441 , ...,x ₁₇₉₉ }，{x ₇₂₀ ,x ₇₂₁ ,...,x ₁₀₇₉ }，{x ₀ ,x ₁ ,...,x ₃₅₉ }，{x ₁₀₈₀ ,x ₁₀₈₁ ,...,x ₁₄₃₉ }, {x ₃₆₀ , x ₃₆₁ ,..., x ₇₁₉ } are interleaved.

The GW pattern is for each code length N of the LDPC code, each coding rate r, each modulation scheme, each constellation, and two or more of the code length N, coding rate r, modulation scheme, and constellation. It can be set for each combination.

<Example of GW pattern for LDPC code>

FIG. 111 is a diagram showing a first example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 111, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
12, 8, 132, 26, 3, 18, 19, 98, 37, 190, 123, 81, 95, 167, 76, 66, 27, 46, 105, 28, 29, 170, 20, 96, 35, 177, 24, 86, 114, 63, 52, 80, 119, 153, 121, 107, 97, 129, 57, 38, 15, 91, 122, 14, 104, 175, 150, 1, 124, 72, 90, 32, 161, 78, 44, 73, 134, 162, 5, 11, 179, 93, 6, 152, 180, 68, 36, 103, 160, 100, 138, 146, 9, 82, 187, 147, 7, 87, 17, 102, 69, 110, 130, 42, 16, 71, 2, 169, 58, 33, 136, 106, 140, 84, 79, 143, 156, 139, 55, 116, 4, 21, 144, 64, 70, 158, 48, 118, 184, 50, 181, 120, 174, 133, 115, 53, 127, 74, 25, 49, 88, 22, 89, 34, 126, 61, 94, 172, 131, 39, 99, 183, 163, 111, 155, 51, 191, 31, 128, 149, 56, 85, 109, 10, 151, 188, 40, 83, 41, 47, 178, 186, 43, 54, 164, 13, 142, 117, 92, 113, 182, 168, 165, 101, 171, 159, 60, 166, 77, 30, 67, 23, 0, 65, 141, 185, 112, 145, 135, 108, 176, 45, 148, 137, 125, 62, 75, 189, 59, 173, 154, 157
are interleaved alongside.

FIG. 112 is a diagram showing a second example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 112, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
14, 119, 182, 5, 127, 21, 152, 11, 39, 164, 25, 69, 59, 140, 73, 9, 104, 148, 77, 44, 138, 89, 184, 35, 112, 150, 178, 26, 123, 133, 91, 76, 70, 0, 176, 118, 22, 147, 96, 108, 109, 139, 18, 157, 181, 126, 174, 179, 116, 38, 45, 158, 106, 168, 10, 97, 114, 129, 180, 52, 7, 67, 43, 50, 120, 122, 3, 13, 72, 185, 34, 83, 124, 105, 162, 87, 131, 155, 135, 42, 64, 165, 41, 71, 189, 159, 143, 102, 153, 17, 24, 30, 66, 137, 62, 55, 48, 98, 110, 40, 121, 187, 74, 92, 60, 101, 57, 33, 130, 173, 32, 166, 128, 54, 99, 111, 100, 16, 84, 132, 161, 4, 190, 49, 95, 141, 28, 85, 61, 53, 183, 6, 68, 2, 163, 37, 103, 186, 154, 171, 170, 78, 117, 93, 8, 145, 51, 56, 191, 90, 82, 151, 115, 175, 1, 125, 79, 20, 80, 36, 169, 46, 167, 63, 177, 149, 81, 12, 156, 142, 31, 47, 88, 65, 134, 94, 86, 160, 172, 19, 23, 136, 58, 146, 15, 75, 107, 188, 29, 113, 144, 27
are interleaved alongside.

FIG. 113 is a diagram showing a third example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 113, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
121, 28, 49, 4, 21, 191, 90, 101, 188, 126, 8, 131, 81, 150, 141, 152, 17, 82, 61, 119, 125, 145, 153, 45, 108, 22, 94, 48, 29, 12, 59, 140, 75, 169, 183, 157, 142, 158, 113, 79, 89, 186, 112, 80, 56, 120, 166, 15, 43, 2, 62, 115, 38, 123, 73, 179, 155, 171, 185, 5, 168, 172, 190, 106, 174, 96, 116, 91, 30, 147, 19, 149, 37, 175, 124, 156, 14, 144, 86, 110, 40, 68, 162, 66, 130, 74, 165, 180, 13, 177, 122, 23, 109, 95, 42, 117, 65, 3, 111, 18, 32, 52, 97, 184, 54, 46, 167, 136, 1, 134, 189, 187, 16, 36, 84, 132, 170, 34, 57, 24, 137, 100, 39, 127, 6, 102, 10, 25, 114, 146, 53, 99, 85, 35, 78, 148, 9, 143, 139, 92, 173, 27, 11, 26, 104, 176, 98, 129, 51, 103, 160, 71, 154, 118, 67, 33, 181, 87, 77, 47, 159, 178, 83, 70, 164, 44, 69, 88, 63, 161, 182, 133, 20, 41, 64, 76, 31, 50, 128, 105, 0, 135, 55, 72, 93, 151, 107, 163, 60, 138, 7, 58
are interleaved alongside.

FIG. 114 is a diagram showing a fourth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 114, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
99, 59, 95, 50, 122, 15, 144, 6, 129, 36, 175, 159, 165, 35, 182, 181, 189, 29, 2, 115, 91, 41, 60, 160, 51, 106, 168, 173, 20, 138, 183, 70, 24, 127, 47, 5, 119, 171, 102, 135, 116, 156, 120, 105, 117, 136, 149, 128, 85, 46, 186, 113, 73, 103, 52, 82, 89, 184, 22, 185, 155, 125, 133, 37, 27, 10, 137, 76, 12, 98, 148, 109, 42, 16, 190, 84, 94, 97, 25, 11, 88, 166, 131, 48, 161, 65, 9, 8, 58, 56, 124, 68, 54, 3, 169, 146, 87, 108, 110, 121, 163, 57, 90, 100, 66, 49, 61, 178, 18, 7, 28, 67, 13, 32, 34, 86, 153, 112, 63, 43, 164, 132, 118, 93, 38, 39, 17, 154, 170, 81, 141, 191, 152, 111, 188, 147, 180, 75, 72, 26, 177, 126, 179, 55, 1, 143, 45, 21, 40, 123, 23, 162, 77, 62, 134, 158, 176, 31, 69, 114, 142, 19, 96, 101, 71, 30, 140, 187, 92, 80, 79, 0, 104, 53, 145, 139, 14, 33, 74, 157, 150, 44, 172, 151, 64, 78, 130, 83, 167, 4, 107, 174
are interleaved alongside.

FIG. 115 is a diagram showing a fifth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 115, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
170, 45, 67, 94, 110, 153, 19, 38, 112, 176, 49, 138, 35, 114, 184, 159, 17, 41, 47, 189, 65, 125, 154, 57, 83, 6, 97, 167, 51, 59, 23, 81, 54, 46, 168, 178, 148, 5, 122, 129, 155, 179, 95, 102, 8, 119, 29, 113, 14, 60, 43, 66, 55, 103, 111, 88, 56, 7, 118, 63, 134, 108, 61, 187, 124, 31, 133, 22, 79, 52, 36, 144, 89, 177, 40, 116, 121, 135, 163, 92, 117, 162, 149, 106, 173, 181, 11, 164, 185, 99, 18, 158, 16, 12, 48, 9, 123, 147, 145, 169, 130, 183, 28, 151, 71, 126, 69, 165, 21, 13, 15, 62, 80, 182, 76, 90, 180, 50, 127, 131, 109, 3, 115, 120, 161, 82, 34, 78, 128, 142, 136, 75, 86, 137, 26, 25, 44, 91, 42, 73, 140, 146, 152, 27, 101, 93, 20, 166, 171, 100, 70, 84, 53, 186, 24, 98, 4, 37, 141, 190, 68, 150, 1, 72, 39, 87, 188, 191, 156, 33, 30, 160, 143, 64, 132, 77, 0, 58, 174, 157, 105, 175, 10, 172, 104, 2, 96, 139, 32, 85, 107, 74
are interleaved alongside.

FIG. 116 is a diagram showing a sixth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 116, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
111, 156, 189, 11, 132, 114, 100, 154, 77, 79, 95, 161, 47, 142, 36, 98, 3, 125, 159, 120, 40, 160, 29, 153, 16, 39, 101, 58, 191, 46, 76, 4, 183, 176, 62, 60, 74, 7, 37, 127, 19, 186, 71, 50, 139, 27, 188, 113, 38, 130, 124, 26, 146, 131, 102, 110, 105, 147, 86, 150, 94, 162, 175, 88, 104, 55, 89, 181, 34, 69, 22, 92, 133, 1, 25, 0, 158, 10, 24, 116, 164, 165, 112, 72, 106, 129, 81, 66, 54, 49, 136, 118, 83, 41, 2, 56, 145, 28, 177, 168, 117, 9, 157, 173, 115, 149, 42, 103, 14, 84, 155, 187, 99, 6, 43, 70, 140, 73, 32, 78, 75, 167, 148, 48, 134, 178, 59, 15, 63, 91, 82, 33, 135, 166, 190, 152, 96, 137, 12, 182, 61, 107, 128, 119, 179, 45, 184, 65, 172, 138, 31, 57, 174, 17, 180, 5, 30, 170, 23, 85, 185, 35, 44, 123, 90, 20, 122, 8, 64, 141, 169, 121, 97, 108, 80, 171, 18, 13, 87, 163, 109, 52, 51, 21, 93, 67, 126, 68, 53, 143, 144, 151
are interleaved alongside.

FIG. 117 is a diagram showing a seventh example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 117, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191
are interleaved alongside.

FIG. 118 is a diagram showing an eighth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 118, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191
are interleaved alongside.

FIG. 119 is a diagram showing a ninth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 119, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191
are interleaved alongside.

FIG. 120 is a diagram showing a tenth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 120, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191
are interleaved alongside.

FIG. 121 is a diagram showing an eleventh example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 121, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191
are interleaved alongside.

FIG. 122 is a diagram showing a twelfth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 122, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191
are interleaved alongside.

FIG. 123 is a diagram showing a thirteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 123, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191
are interleaved alongside.

FIG. 124 is a diagram showing a fourteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 124, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
154, 106, 99, 177, 191, 55, 189, 181, 22, 62, 80, 114, 110, 141, 83, 103, 169, 156, 130, 186, 92, 45, 68, 126, 112, 185, 160, 158, 17, 145, 162, 127, 152, 174, 134, 18, 157, 120, 3, 29, 13, 135, 173, 86, 73, 150, 46, 153, 33, 61, 142, 102, 171, 168, 78, 77, 139, 85, 176, 163, 128, 101, 42, 2, 14, 38, 10, 125, 90, 30, 63, 172, 47, 108, 89, 0, 32, 94, 23, 34, 59, 35, 129, 12, 146, 8, 60, 27, 147, 180, 100, 87, 184, 167, 36, 79, 138, 4, 95, 148, 72, 54, 91, 182, 28, 133, 164, 175, 123, 107, 137, 88, 44, 116, 69, 7, 31, 124, 144, 105, 170, 6, 165, 15, 161, 24, 58, 70, 11, 56, 143, 111, 104, 74, 67, 109, 82, 21, 52, 9, 71, 48, 26, 117, 50, 149, 140, 20, 57, 136, 113, 64, 151, 190, 131, 19, 51, 96, 76, 1, 97, 40, 53, 84, 166, 75, 159, 98, 81, 49, 66, 188, 118, 39, 132, 187, 25, 119, 41, 122, 16, 5, 93, 115, 178, 65, 121, 37, 155, 183, 43, 179
are interleaved alongside.

FIG. 125 is a diagram showing a fifteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 125, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
1, 182, 125, 0, 121, 47, 63, 154, 76, 99, 82, 163, 102, 166, 28, 189, 56, 67, 54, 39, 40, 185, 184, 65, 179, 4, 91, 87, 137, 170, 98, 71, 169, 49, 73, 37, 11, 143, 150, 123, 93, 62, 3, 50, 26, 140, 178, 95, 183, 33, 21, 53, 112, 128, 118, 120, 106, 139, 32, 130, 173, 132, 156, 119, 83, 176, 159, 13, 145, 36, 30, 113, 2, 41, 147, 174, 94, 88, 92, 60, 165, 59, 25, 161, 100, 85, 81, 61, 138, 48, 177, 77, 6, 22, 16, 43, 115, 23, 12, 66, 70, 9, 164, 122, 58, 105, 69, 42, 38, 19, 24, 180, 175, 74, 160, 34, 101, 72, 114, 142, 20, 8, 15, 190, 144, 104, 79, 172, 148, 31, 168, 10, 107, 14, 35, 52, 134, 126, 167, 149, 116, 186, 17, 162, 151, 5, 136, 55, 44, 110, 158, 46, 191, 29, 153, 155, 117, 188, 131, 97, 146, 103, 78, 109, 129, 57, 111, 45, 68, 157, 84, 141, 89, 64, 7, 108, 152, 75, 18, 96, 133, 171, 86, 181, 127, 27, 124, 187, 135, 80, 51, 90
are interleaved alongside.

FIG. 126 is a diagram showing a sixteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 126, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
35, 75, 166, 145, 143, 184, 62, 96, 54, 63, 157, 103, 32, 43, 126, 187, 144, 91, 78, 44, 39, 109, 185, 102, 10, 68, 29, 42, 149, 83, 133, 94, 130, 27, 171, 19, 51, 165, 148, 28, 36, 33, 173, 136, 87, 82, 100, 49, 120, 152, 161, 162, 147, 71, 137, 57, 8, 53, 132, 151, 163, 123, 47, 92, 90, 60, 99, 79, 59, 108, 115, 72, 0, 12, 140, 160, 61, 180, 74, 37, 86, 117, 191, 101, 52, 15, 80, 156, 127, 81, 131, 141, 142, 31, 95, 4, 73, 64, 16, 18, 146, 70, 181, 7, 89, 124, 77, 67, 116, 21, 34, 41, 105, 113, 97, 2, 6, 55, 17, 65, 38, 48, 158, 159, 179, 5, 30, 183, 170, 135, 125, 20, 106, 186, 182, 188, 114, 1, 14, 3, 134, 178, 189, 167, 40, 119, 22, 190, 58, 23, 155, 138, 98, 84, 11, 110, 88, 46, 177, 175, 25, 150, 118, 121, 129, 168, 13, 128, 104, 69, 112, 169, 9, 45, 174, 93, 26, 56, 76, 50, 154, 139, 66, 85, 153, 107, 111, 172, 176, 164, 24, 122
are interleaved alongside.

FIG. 127 is a diagram showing a seventeenth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 127, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
155, 188, 123, 132, 15, 79, 59, 119, 66, 68, 41, 175, 184, 78, 142, 32, 54, 111, 139, 134, 95, 34, 161, 150, 58, 141, 74, 112, 121, 99, 178, 179, 57, 90, 80, 21, 11, 29, 67, 104, 52, 87, 38, 81, 181, 160, 176, 16, 71, 13, 186, 171, 9, 170, 2, 177, 0, 88, 149, 190, 69, 33, 183, 146, 61, 117, 113, 6, 96, 120, 162, 23, 53, 140, 91, 128, 46, 93, 174, 126, 159, 133, 8, 152, 103, 102, 151, 143, 100, 4, 180, 166, 55, 164, 18, 49, 62, 20, 83, 7, 187, 153, 64, 37, 144, 185, 19, 114, 25, 116, 12, 173, 122, 127, 89, 115, 75, 101, 189, 124, 157, 108, 28, 165, 163, 65, 168, 77, 82, 27, 137, 86, 22, 110, 63, 148, 158, 97, 31, 105, 135, 98, 44, 70, 182, 191, 17, 156, 129, 39, 136, 169, 3, 145, 154, 109, 76, 5, 10, 106, 35, 94, 172, 45, 51, 60, 42, 50, 72, 85, 40, 118, 36, 14, 130, 131, 138, 43, 48, 125, 84, 24, 26, 1, 56, 107, 92, 147, 47, 30, 73, 167
are interleaved alongside.

FIG. 128 is a diagram showing an eighteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 128, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
152, 87, 170, 33, 48, 95, 2, 184, 145, 51, 94, 164, 38, 90, 158, 70, 124, 128, 66, 111, 79, 42, 45, 141, 83, 73, 57, 119, 20, 67, 31, 179, 123, 183, 26, 188, 15, 163, 1, 133, 105, 72, 81, 153, 69, 182, 101, 180, 185, 190, 77, 6, 127, 138, 75, 59, 24, 175, 30, 186, 139, 56, 100, 176, 147, 189, 116, 131, 25, 5, 16, 117, 74, 50, 171, 114, 76, 44, 107, 135, 71, 181, 13, 43, 122, 78, 4, 58, 35, 63, 187, 98, 37, 169, 148, 7, 10, 49, 80, 161, 167, 28, 142, 46, 97, 92, 121, 112, 88, 102, 106, 173, 19, 27, 41, 172, 91, 191, 34, 118, 108, 136, 166, 155, 96, 3, 165, 103, 84, 109, 104, 53, 23, 0, 178, 17, 86, 9, 168, 134, 110, 18, 32, 146, 129, 159, 55, 154, 126, 40, 151, 174, 60, 52, 22, 149, 156, 113, 143, 11, 93, 62, 177, 64, 61, 160, 150, 65, 130, 82, 29, 115, 137, 36, 8, 157, 54, 89, 99, 120, 68, 21, 140, 14, 39, 132, 125, 12, 85, 162, 47, 144
are interleaved alongside.

FIG. 129 is a diagram showing a nineteenth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 129, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
140, 8, 176, 13, 41, 165, 27, 109, 121, 153, 58, 181, 143, 164, 103, 115, 91, 66, 60, 189, 101, 4, 14, 102, 45, 124, 104, 159, 130, 133, 135, 77, 25, 59, 180, 141, 144, 62, 114, 182, 134, 148, 11, 20, 125, 83, 162, 75, 126, 67, 9, 178, 171, 152, 166, 69, 174, 15, 80, 168, 131, 95, 56, 48, 63, 82, 147, 51, 108, 52, 30, 139, 22, 37, 173, 112, 191, 98, 116, 149, 167, 142, 29, 154, 92, 94, 71, 117, 79, 122, 129, 24, 81, 105, 97, 137, 128, 1, 113, 170, 119, 7, 158, 76, 19, 183, 68, 31, 50, 118, 33, 72, 55, 65, 146, 185, 111, 145, 28, 21, 177, 160, 32, 61, 70, 106, 156, 78, 132, 88, 184, 35, 5, 53, 138, 47, 100, 10, 42, 36, 175, 93, 120, 190, 16, 123, 87, 54, 186, 18, 57, 84, 99, 12, 163, 157, 188, 64, 38, 26, 2, 136, 40, 169, 90, 107, 46, 172, 49, 6, 39, 44, 150, 85, 0, 17, 127, 155, 110, 34, 96, 74, 86, 187, 89, 151, 43, 179, 161, 73, 23, 3
are interleaved alongside.

FIG. 130 is a diagram showing a twentieth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 130, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
10, 61, 30, 88, 33, 60, 1, 102, 45, 103, 119, 181, 82, 112, 12, 67, 69, 171, 108, 26, 145, 156, 81, 152, 8, 16, 68, 13, 99, 183, 146, 27, 158, 147, 132, 118, 180, 120, 173, 59, 186, 49, 7, 17, 35, 104, 129, 75, 54, 72, 18, 48, 15, 177, 191, 51, 24, 93, 106, 22, 71, 29, 141, 32, 143, 128, 175, 86, 190, 74, 36, 43, 144, 46, 63, 65, 133, 31, 87, 44, 20, 117, 76, 187, 80, 101, 151, 47, 130, 116, 162, 127, 153, 100, 94, 2, 41, 138, 125, 131, 11, 50, 40, 21, 184, 167, 172, 85, 160, 105, 73, 38, 157, 53, 39, 97, 107, 165, 168, 89, 148, 126, 3, 4, 114, 161, 155, 182, 136, 149, 111, 98, 113, 139, 92, 109, 174, 185, 95, 56, 135, 37, 163, 154, 0, 96, 78, 122, 5, 179, 140, 83, 123, 77, 9, 19, 66, 42, 137, 14, 23, 159, 189, 110, 142, 84, 169, 166, 52, 91, 164, 28, 124, 121, 70, 115, 90, 170, 58, 6, 178, 176, 64, 188, 57, 34, 79, 62, 25, 134, 150, 55
are interleaved alongside.

FIG. 131 is a diagram showing a twenty-first example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 131, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
8, 165, 180, 182, 189, 61, 7, 140, 105, 78, 86, 75, 15, 28, 82, 1, 136, 130, 35, 24, 70, 152, 121, 11, 36, 66, 83, 57, 164, 111, 137, 128, 175, 156, 151, 48, 44, 147, 18, 64, 184, 42, 159, 3, 6, 162, 170, 98, 101, 29, 102, 21, 188, 79, 138, 45, 124, 118, 155, 125, 34, 27, 5, 97, 109, 145, 54, 56, 126, 187, 16, 149, 160, 178, 23, 141, 30, 117, 25, 69, 116, 131, 94, 65, 191, 99, 181, 185, 115, 67, 93, 106, 38, 71, 76, 113, 132, 172, 103, 95, 92, 107, 4, 163, 139, 72, 157, 0, 12, 52, 68, 88, 161, 183, 39, 14, 32, 49, 19, 77, 174, 47, 154, 17, 134, 133, 51, 120, 74, 177, 41, 108, 142, 143, 13, 26, 59, 100, 123, 55, 158, 62, 104, 148, 135, 9, 179, 53, 176, 33, 169, 129, 186, 43, 167, 87, 119, 84, 90, 150, 20, 10, 122, 114, 80, 50, 146, 144, 96, 171, 40, 73, 81, 168, 112, 190, 37, 173, 46, 110, 60, 85, 153, 2, 63, 91, 127, 89, 31, 58, 22, 166
are interleaved alongside.

FIG. 132 is a diagram showing a twenty-second example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 132, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
17, 84, 125, 70, 134, 63, 68, 162, 61, 31, 74, 137, 7, 138, 5, 60, 76, 105, 160, 12, 114, 81, 155, 112, 153, 191, 82, 148, 118, 108, 58, 159, 43, 161, 149, 96, 71, 30, 145, 174, 67, 77, 47, 94, 48, 156, 151, 141, 131, 176, 183, 41, 35, 83, 164, 55, 169, 98, 187, 124, 100, 54, 104, 40, 2, 72, 8, 85, 182, 103, 6, 37, 107, 39, 42, 123, 57, 106, 13, 150, 129, 46, 109, 188, 45, 113, 44, 90, 20, 165, 142, 110, 22, 28, 173, 38, 52, 16, 34, 0, 3, 144, 27, 49, 139, 177, 132, 184, 25, 87, 152, 119, 158, 78, 186, 167, 97, 24, 99, 69, 120, 122, 133, 163, 21, 51, 101, 185, 111, 26, 18, 10, 33, 170, 95, 65, 14, 130, 157, 59, 115, 127, 92, 56, 1, 80, 66, 126, 178, 147, 75, 179, 171, 53, 146, 88, 4, 128, 121, 86, 117, 19, 23, 168, 181, 11, 102, 93, 73, 140, 89, 136, 9, 180, 62, 36, 79, 91, 190, 143, 29, 154, 32, 64, 166, 116, 15, 189, 175, 50, 135, 172
are interleaved alongside.

FIG. 133 is a diagram showing a twenty-third example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 133, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
157, 20, 116, 115, 49, 178, 148, 152, 174, 130, 171, 81, 60, 146, 182, 72, 46, 22, 93, 101, 9, 55, 40, 163, 118, 30, 52, 181, 151, 31, 87, 117, 120, 82, 95, 190, 23, 36, 67, 62, 14, 167, 80, 27, 24, 43, 94, 0, 63, 5, 74, 78, 158, 88, 84, 109, 147, 112, 124, 110, 21, 47, 45, 68, 184, 70, 1, 66, 149, 105, 140, 170, 56, 98, 135, 61, 79, 123, 166, 185, 41, 108, 122, 92, 16, 26, 37, 177, 173, 113, 136, 89, 162, 85, 54, 39, 73, 58, 131, 134, 188, 127, 3, 164, 13, 132, 129, 179, 25, 18, 57, 32, 119, 111, 53, 155, 28, 107, 133, 144, 19, 160, 71, 186, 153, 103, 2, 12, 91, 106, 64, 175, 75, 189, 128, 142, 187, 76, 180, 34, 59, 169, 90, 11, 172, 97, 141, 38, 191, 17, 114, 126, 145, 83, 143, 125, 121, 10, 44, 137, 86, 29, 104, 154, 168, 65, 159, 15, 99, 35, 50, 48, 138, 96, 100, 102, 7, 42, 156, 8, 4, 69, 183, 51, 165, 6, 150, 77, 161, 33, 176, 139
are interleaved alongside.

FIG. 134 is a diagram showing a twenty-fourth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 134, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
42, 168, 36, 37, 152, 118, 14, 83, 105, 131, 26, 120, 92, 130, 158, 132, 49, 72, 137, 100, 88, 24, 53, 142, 110, 102, 74, 188, 113, 121, 12, 173, 5, 126, 127, 3, 93, 46, 164, 109, 151, 2, 98, 153, 116, 89, 101, 136, 35, 80, 0, 133, 183, 162, 185, 56, 17, 87, 117, 184, 54, 70, 176, 91, 134, 51, 38, 73, 165, 99, 169, 43, 167, 86, 11, 144, 78, 58, 64, 13, 119, 33, 166, 6, 75, 31, 15, 28, 125, 148, 27, 114, 82, 45, 55, 191, 160, 115, 1, 69, 187, 122, 177, 32, 172, 52, 112, 171, 124, 180, 85, 150, 7, 57, 60, 94, 181, 29, 97, 128, 19, 149, 175, 50, 140, 10, 174, 68, 59, 39, 106, 44, 62, 71, 18, 107, 156, 159, 146, 48, 81, 111, 96, 103, 34, 161, 141, 154, 76, 61, 135, 20, 84, 77, 108, 23, 145, 182, 170, 139, 157, 47, 9, 63, 123, 138, 155, 79, 4, 30, 143, 25, 90, 66, 147, 186, 179, 129, 21, 65, 41, 95, 67, 22, 163, 190, 16, 8, 104, 189, 40, 178
are interleaved alongside.

FIG. 135 is a diagram showing a twenty-fifth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 135, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
92, 132, 39, 44, 190, 21, 70, 146, 48, 13, 17, 187, 119, 43, 94, 157, 150, 98, 96, 47, 86, 63, 152, 158, 84, 170, 81, 7, 62, 191, 174, 99, 116, 10, 85, 113, 135, 28, 53, 122, 83, 141, 77, 23, 131, 4, 40, 168, 129, 109, 51, 130, 188, 147, 29, 50, 26, 78, 148, 164, 167, 103, 36, 134, 2, 177, 20, 123, 27, 90, 176, 5, 33, 133, 189, 138, 76, 41, 89, 35, 72, 139, 32, 73, 68, 67, 101, 166, 93, 54, 52, 42, 110, 59, 8, 179, 34, 171, 143, 137, 9, 126, 155, 108, 142, 120, 163, 12, 3, 75, 159, 107, 65, 128, 87, 6, 22, 57, 100, 24, 64, 106, 117, 19, 58, 95, 74, 180, 125, 136, 186, 154, 121, 161, 88, 37, 114, 102, 105, 160, 80, 185, 82, 124, 184, 15, 16, 18, 118, 173, 151, 11, 91, 79, 46, 140, 127, 1, 169, 0, 61, 66, 45, 162, 149, 115, 144, 30, 25, 175, 153, 183, 60, 38, 31, 111, 182, 49, 55, 145, 56, 181, 104, 14, 71, 178, 112, 172, 165, 69, 97, 156
are interleaved alongside.

FIG. 136 is a diagram showing a twenty-sixth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 136, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
133, 96, 46, 148, 78, 109, 149, 161, 55, 39, 183, 54, 186, 73, 150, 180, 189, 190, 22, 135, 12, 80, 42, 130, 164, 70, 126, 107, 57, 67, 15, 157, 52, 88, 5, 23, 123, 66, 53, 147, 177, 60, 131, 108, 171, 191, 44, 140, 98, 154, 37, 118, 176, 92, 124, 138, 132, 167, 173, 13, 79, 32, 145, 14, 113, 30, 2, 0, 165, 182, 153, 24, 144, 87, 82, 75, 141, 89, 137, 33, 100, 106, 128, 168, 29, 36, 172, 11, 111, 68, 16, 10, 34, 188, 35, 160, 77, 83, 178, 58, 59, 7, 56, 110, 104, 61, 76, 85, 121, 93, 19, 134, 179, 155, 163, 115, 185, 125, 112, 71, 8, 119, 18, 47, 151, 26, 103, 122, 9, 170, 146, 99, 49, 72, 102, 31, 40, 43, 158, 142, 4, 69, 139, 28, 174, 101, 84, 129, 156, 74, 62, 91, 159, 41, 38, 45, 136, 169, 21, 51, 181, 97, 166, 175, 90, 27, 86, 65, 105, 143, 127, 17, 6, 116, 94, 117, 48, 50, 25, 64, 95, 63, 184, 152, 120, 1, 187, 162, 114, 3, 81, 20
are interleaved alongside.

FIG. 137 is a diagram showing a twenty-seventh example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 137, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
59, 34, 129, 18, 137, 6, 83, 139, 47, 148, 147, 110, 11, 98, 62, 149, 158, 14, 42, 180, 23, 128, 99, 181, 54, 176, 35, 130, 53, 179, 39, 152, 32, 52, 69, 82, 84, 113, 79, 21, 95, 7, 126, 191, 86, 169, 111, 12, 55, 27, 182, 120, 123, 88, 107, 50, 144, 49, 38, 165, 0, 159, 10, 43, 114, 187, 150, 19, 65, 48, 124, 8, 141, 171, 173, 17, 167, 92, 74, 170, 184, 67, 33, 172, 16, 119, 66, 57, 89, 106, 26, 78, 178, 109, 70, 2, 157, 15, 105, 22, 174, 127, 100, 71, 97, 163, 9, 77, 87, 41, 183, 117, 46, 40, 131, 85, 136, 72, 122, 1, 45, 13, 44, 56, 61, 146, 25, 132, 177, 76, 121, 160, 112, 5, 134, 73, 91, 135, 68, 3, 80, 90, 190, 60, 75, 145, 115, 81, 161, 156, 116, 166, 96, 28, 138, 94, 162, 140, 102, 4, 133, 30, 155, 189, 143, 64, 185, 164, 104, 142, 154, 118, 24, 31, 153, 103, 51, 108, 29, 37, 58, 186, 175, 36, 151, 63, 93, 188, 125, 101, 20, 168
are interleaved alongside.

FIG. 138 is a diagram showing a twenty-eighth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 138, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
61, 110, 123, 127, 148, 162, 131, 71, 176, 22, 157, 0, 151, 155, 112, 189, 36, 181, 10, 46, 133, 75, 80, 88, 6, 165, 97, 54, 31, 174, 49, 139, 98, 4, 170, 26, 50, 16, 141, 187, 13, 109, 106, 120, 72, 32, 63, 59, 79, 172, 83, 100, 92, 24, 56, 130, 167, 81, 103, 111, 158, 159, 153, 175, 8, 41, 136, 70, 33, 45, 84, 150, 39, 166, 164, 99, 126, 190, 134, 40, 87, 64, 154, 140, 116, 184, 115, 183, 30, 35, 7, 42, 146, 86, 58, 12, 14, 149, 89, 179, 128, 160, 95, 171, 74, 25, 29, 119, 143, 178, 28, 21, 23, 90, 188, 96, 173, 93, 147, 191, 18, 62, 2, 132, 20, 11, 17, 135, 152, 67, 73, 108, 76, 91, 156, 104, 48, 121, 94, 125, 38, 65, 177, 68, 37, 124, 78, 118, 186, 34, 185, 113, 169, 9, 69, 82, 163, 114, 145, 168, 44, 52, 105, 51, 137, 1, 161, 3, 55, 182, 101, 57, 43, 77, 5, 47, 144, 180, 66, 53, 19, 117, 60, 138, 142, 107, 122, 85, 27, 129, 15, 102
are interleaved alongside.

FIG. 139 is a diagram showing a twenty-ninth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 139, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
8, 174, 121, 46, 70, 106, 183, 9, 96, 109, 72, 130, 47, 168, 1, 190, 18, 90, 103, 135, 105, 112, 23, 33, 185, 31, 171, 111, 0, 115, 4, 159, 25, 65, 134, 146, 26, 37, 16, 169, 167, 74, 67, 155, 154, 83, 117, 53, 19, 161, 76, 12, 7, 131, 59, 51, 189, 42, 114, 142, 126, 66, 164, 191, 55, 132, 35, 153, 137, 87, 5, 100, 122, 150, 2, 49, 32, 172, 149, 177, 15, 82, 98, 34, 140, 170, 56, 78, 188, 57, 118, 186, 181, 52, 71, 24, 81, 22, 11, 156, 86, 148, 97, 38, 48, 64, 40, 165, 180, 125, 127, 143, 88, 43, 61, 158, 28, 162, 187, 110, 84, 157, 27, 41, 39, 124, 85, 58, 20, 44, 102, 36, 77, 147, 120, 179, 21, 60, 92, 138, 119, 173, 160, 144, 91, 99, 107, 101, 145, 184, 108, 95, 69, 63, 3, 89, 128, 136, 94, 129, 50, 79, 68, 151, 104, 163, 123, 182, 93, 29, 133, 152, 178, 80, 62, 54, 14, 141, 166, 176, 45, 30, 10, 6, 75, 73, 116, 175, 17, 113, 139, 13
are interleaved alongside.

FIG. 140 is a diagram showing a thirtieth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 140, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
179, 91, 101, 128, 169, 69, 185, 35, 156, 168, 132, 163, 46, 28, 5, 41, 162, 112, 108, 130, 153, 79, 118, 102, 125, 176, 71, 20, 115, 98, 124, 75, 103, 21, 164, 173, 9, 36, 56, 134, 24, 16, 159, 34, 15, 42, 104, 54, 120, 76, 60, 33, 127, 88, 133, 137, 61, 19, 3, 170, 87, 190, 13, 141, 188, 106, 113, 67, 145, 146, 111, 74, 89, 62, 175, 49, 32, 99, 93, 107, 171, 66, 80, 155, 100, 152, 4, 10, 126, 109, 181, 154, 105, 48, 136, 161, 183, 97, 31, 12, 8, 184, 47, 142, 18, 14, 117, 73, 84, 70, 68, 0, 23, 96, 165, 29, 122, 81, 17, 131, 44, 157, 26, 25, 189, 83, 178, 37, 123, 82, 191, 39, 7, 72, 160, 64, 143, 149, 138, 65, 58, 119, 63, 166, 114, 95, 172, 43, 140, 57, 158, 186, 86, 174, 92, 45, 139, 144, 147, 148, 151, 59, 30, 85, 40, 51, 187, 78, 38, 150, 129, 121, 27, 94, 52, 177, 110, 182, 55, 22, 167, 90, 77, 6, 11, 1, 116, 53, 2, 50, 135, 180
are interleaved alongside.

FIG. 141 is a diagram showing a thirty-first example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 141, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
99, 59, 95, 50, 122, 15, 144, 6, 129, 36, 175, 159, 165, 35, 182, 181, 189, 29, 2, 115, 91, 41, 60, 160, 51, 106, 168, 173, 20, 138, 183, 70, 24, 127, 47, 5, 119, 171, 102, 135, 116, 156, 120, 105, 117, 136, 149, 128, 85, 46, 186, 113, 73, 103, 52, 82, 89, 184, 22, 185, 155, 125, 133, 37, 27, 10, 137, 76, 12, 98, 148, 109, 42, 16, 190, 84, 94, 97, 25, 11, 88, 166, 131, 48, 161, 65, 9, 8, 58, 56, 124, 68, 54, 3, 169, 146, 87, 108, 110, 121, 163, 57, 90, 100, 66, 49, 61, 178, 18, 7, 28, 67, 13, 32, 34, 86, 153, 112, 63, 43, 164, 132, 118, 93, 38, 39, 17, 154, 170, 81, 141, 191, 152, 111, 188, 147, 180, 75, 72, 26, 177, 126, 179, 55, 1, 143, 45, 21, 40, 123, 23, 162, 77, 62, 134, 158, 176, 31, 69, 114, 142, 19, 96, 101, 71, 30, 140, 187, 92, 80, 79, 0, 104, 53, 145, 139, 14, 33, 74, 157, 150, 44, 172, 151, 64, 78, 130, 83, 167, 4, 107, 174
are interleaved alongside.

FIG. 142 is a diagram showing a thirty-second example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 142, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
16, 133, 14, 114, 145, 191, 53, 80, 166, 68, 21, 184, 73, 165, 147, 89, 180, 55, 135, 94, 189, 78, 103, 115, 72, 24, 105, 188, 84, 148, 85, 32, 1, 131, 34, 134, 41, 167, 81, 54, 142, 141, 75, 155, 122, 140, 13, 17, 8, 23, 61, 49, 51, 74, 181, 162, 143, 42, 71, 123, 161, 177, 110, 149, 126, 0, 63, 178, 35, 175, 186, 52, 43, 139, 112, 10, 40, 150, 182, 164, 64, 83, 174, 38, 47, 30, 2, 116, 25, 128, 160, 144, 99, 5, 187, 176, 82, 60, 18, 185, 104, 169, 39, 183, 137, 22, 109, 96, 151, 46, 33, 29, 65, 132, 95, 31, 136, 159, 170, 168, 67, 79, 93, 111, 90, 97, 113, 92, 76, 58, 127, 26, 27, 156, 3, 6, 28, 77, 125, 173, 98, 138, 172, 86, 45, 118, 171, 62, 179, 100, 19, 163, 50, 57, 56, 36, 102, 121, 117, 154, 119, 66, 20, 91, 130, 69, 44, 70, 153, 152, 158, 88, 108, 12, 59, 4, 11, 120, 87, 101, 37, 129, 146, 9, 106, 48, 7, 15, 124, 190, 107, 157
are interleaved alongside.

FIG. 143 is a diagram showing a thirty-third example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 143, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
178, 39, 54, 68, 122, 20, 86, 137, 156, 55, 52, 72, 130, 152, 147, 12, 69, 48, 107, 44, 88, 23, 181, 174, 124, 81, 59, 93, 22, 46, 82, 110, 3, 99, 75, 36, 38, 119, 131, 51, 115, 78, 84, 33, 163, 11, 2, 188, 161, 34, 89, 50, 8, 90, 109, 136, 77, 103, 67, 41, 149, 176, 134, 189, 159, 184, 153, 53, 129, 63, 160, 139, 150, 169, 148, 127, 25, 175, 142, 98, 56, 144, 102, 94, 101, 85, 132, 76, 5, 177, 0, 128, 45, 162, 92, 62, 133, 30, 17, 9, 61, 70, 154, 4, 146, 24, 135, 104, 13, 185, 79, 138, 31, 112, 1, 49, 113, 106, 100, 65, 10, 83, 73, 26, 58, 114, 66, 126, 117, 96, 186, 14, 40, 164, 158, 118, 29, 121, 151, 168, 183, 179, 16, 105, 125, 190, 116, 165, 80, 64, 170, 140, 171, 173, 97, 60, 43, 123, 71, 182, 167, 95, 145, 141, 187, 166, 87, 143, 15, 74, 111, 157, 32, 172, 18, 57, 35, 191, 27, 47, 21, 6, 19, 155, 42, 120, 180, 37, 28, 91, 108, 7
are interleaved alongside.

FIG. 144 is a diagram showing a thirty-fourth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 144, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
139, 112, 159, 99, 87, 70, 175, 161, 51, 56, 174, 143, 12, 36, 77, 60, 155, 167, 160, 73, 127, 82, 123, 145, 8, 76, 164, 178, 144, 86, 7, 124, 27, 187, 130, 162, 191, 182, 16, 106, 141, 38, 72, 179, 111, 29, 59, 183, 66, 52, 43, 121, 20, 11, 190, 92, 55, 166, 94, 138, 1, 122, 171, 119, 109, 58, 23, 31, 163, 53, 13, 188, 100, 158, 156, 136, 34, 118, 185, 10, 25, 126, 104, 30, 83, 47, 146, 63, 134, 39, 21, 44, 151, 28, 22, 79, 110, 71, 90, 2, 103, 42, 35, 5, 57, 4, 0, 107, 37, 54, 18, 128, 148, 129, 26, 75, 120, 19, 116, 117, 147, 114, 48, 96, 61, 46, 88, 67, 135, 65, 180, 9, 74, 176, 6, 149, 49, 50, 125, 64, 169, 168, 157, 153, 24, 108, 89, 98, 33, 132, 93, 40, 154, 62, 142, 41, 69, 105, 189, 115, 152, 45, 133, 3, 95, 17, 186, 184, 85, 165, 32, 173, 113, 172, 78, 181, 150, 170, 102, 97, 140, 81, 91, 15, 137, 101, 80, 68, 14, 177, 131, 84
are interleaved alongside.

FIG. 145 is a diagram showing a thirty-fifth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 145, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
21, 20, 172, 86, 178, 25, 104, 133, 17, 106, 191, 68, 80, 190, 129, 29, 125, 108, 147, 23, 94, 167, 27, 61, 12, 166, 131, 120, 159, 28, 7, 62, 134, 59, 78, 0, 121, 149, 6, 5, 143, 171, 153, 161, 186, 35, 92, 113, 55, 163, 16, 54, 93, 79, 37, 44, 75, 182, 127, 148, 179, 95, 169, 141, 38, 168, 128, 56, 31, 57, 175, 140, 164, 24, 177, 88, 51, 112, 49, 185, 170, 87, 32, 60, 65, 77, 89, 3, 18, 116, 184, 45, 109, 53, 160, 9, 100, 8, 111, 69, 189, 36, 173, 33, 72, 144, 183, 115, 137, 98, 90, 142, 30, 154, 180, 122, 155, 130, 83, 138, 14, 41, 150, 132, 70, 152, 117, 11, 4, 124, 15, 42, 181, 58, 10, 22, 145, 99, 126, 107, 66, 174, 39, 13, 97, 63, 123, 84, 85, 67, 76, 158, 71, 46, 118, 81, 162, 146, 135, 2, 73, 50, 114, 82, 103, 188, 74, 101, 157, 151, 91, 119, 102, 48, 1, 40, 43, 64, 156, 34, 110, 52, 96, 136, 139, 165, 19, 176, 187, 47, 26, 105
are interleaved alongside.

FIG. 146 is a diagram showing a thirty-sixth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 146, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
160, 7, 29, 39, 110, 189, 140, 143, 163, 130, 173, 71, 191, 106, 60, 62, 149, 135, 9, 147, 124, 152, 55, 116, 85, 112, 14, 20, 79, 103, 156, 167, 19, 45, 73, 26, 159, 44, 86, 76, 56, 12, 109, 117, 128, 67, 150, 151, 31, 27, 133, 17, 120, 153, 108, 180, 52, 187, 98, 63, 176, 186, 179, 113, 161, 32, 24, 111, 41, 95, 38, 10, 154, 97, 141, 2, 127, 40, 105, 34, 11, 185, 155, 61, 114, 74, 158, 162, 5, 177, 43, 51, 148, 137, 28, 181, 171, 13, 104, 42, 168, 93, 172, 144, 80, 123, 89, 81, 68, 75, 78, 121, 53, 65, 122, 142, 157, 107, 136, 66, 90, 23, 8, 1, 77, 54, 125, 174, 35, 88, 82, 134, 101, 131, 33, 50, 87, 36, 15, 47, 83, 18, 6, 21, 30, 94, 72, 145, 138, 184, 69, 84, 58, 49, 16, 48, 70, 183, 3, 92, 25, 115, 0, 182, 139, 91, 146, 102, 96, 100, 119, 129, 178, 46, 37, 57, 118, 126, 59, 165, 170, 190, 188, 175, 166, 99, 4, 22, 132, 164, 64, 169
are interleaved alongside.

FIG. 147 is a diagram showing a thirty-seventh example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 147, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
167, 97, 86, 166, 11, 57, 187, 169, 104, 102, 108, 63, 12, 181, 1, 71, 134, 152, 45, 144, 124, 22, 0, 51, 100, 150, 179, 54, 66, 79, 25, 172, 59, 48, 23, 55, 64, 185, 164, 123, 56, 80, 153, 9, 177, 176, 81, 17, 14, 43, 76, 27, 175, 60, 133, 91, 61, 41, 111, 163, 72, 95, 84, 67, 129, 52, 88, 121, 7, 49, 168, 154, 74, 138, 142, 158, 132, 127, 40, 139, 20, 44, 6, 128, 75, 114, 119, 2, 8, 157, 98, 118, 89, 46, 160, 190, 5, 165, 28, 68, 189, 161, 112, 173, 148, 183, 33, 131, 105, 186, 156, 70, 117, 170, 174, 36, 19, 135, 125, 122, 50, 113, 141, 37, 38, 31, 94, 149, 78, 32, 178, 34, 107, 13, 182, 146, 93, 10, 106, 109, 4, 77, 87, 3, 184, 83, 30, 180, 96, 15, 155, 110, 145, 191, 151, 101, 65, 99, 115, 140, 26, 147, 42, 136, 137, 18, 53, 116, 171, 16, 21, 92, 162, 130, 85, 69, 47, 35, 82, 120, 24, 73, 39, 58, 62, 126, 29, 90, 143, 159, 188, 103
are interleaved alongside.

FIG. 148 is a diagram showing a thirty-eighth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 148, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
74, 151, 79, 49, 174, 180, 133, 106, 116, 16, 163, 62, 164, 45, 187, 128, 176, 2, 126, 136, 63, 28, 118, 173, 19, 46, 93, 121, 162, 88, 0, 147, 131, 54, 117, 138, 69, 182, 68, 143, 78, 15, 7, 59, 109, 32, 10, 179, 165, 90, 73, 71, 171, 135, 123, 125, 31, 22, 70, 185, 155, 60, 120, 113, 41, 154, 177, 85, 64, 55, 26, 129, 84, 38, 166, 44, 30, 183, 189, 191, 124, 77, 80, 98, 190, 167, 140, 52, 153, 43, 25, 188, 103, 152, 137, 76, 149, 34, 172, 122, 40, 168, 141, 96, 142, 58, 110, 65, 9, 36, 42, 50, 184, 105, 156, 127, 8, 61, 146, 169, 181, 5, 87, 150, 91, 17, 18, 24, 112, 81, 170, 95, 29, 100, 130, 48, 159, 72, 75, 160, 27, 108, 148, 66, 144, 97, 57, 115, 114, 1, 132, 4, 21, 92, 11, 107, 175, 67, 145, 14, 186, 20, 51, 39, 3, 86, 89, 47, 53, 102, 82, 139, 23, 104, 157, 99, 158, 12, 161, 35, 178, 37, 134, 83, 94, 101, 111, 119, 6, 33, 13, 56
are interleaved alongside.

FIG. 149 is a diagram showing a thirty-ninth example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 149, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
20, 118, 185, 106, 82, 53, 41, 40, 121, 180, 45, 10, 145, 175, 191, 160, 177, 172, 13, 29, 133, 42, 89, 51, 141, 99, 7, 134, 52, 48, 169, 162, 124, 25, 165, 128, 95, 148, 98, 171, 14, 75, 59, 26, 76, 47, 34, 122, 69, 131, 105, 60, 132, 63, 81, 109, 43, 189, 19, 186, 79, 62, 85, 54, 16, 46, 27, 44, 139, 113, 11, 102, 130, 184, 119, 1, 152, 146, 37, 178, 61, 150, 32, 163, 92, 166, 142, 67, 140, 157, 188, 18, 87, 149, 65, 183, 161, 5, 31, 71, 173, 73, 15, 138, 156, 28, 66, 170, 179, 135, 86, 39, 104, 17, 154, 174, 56, 153, 0, 97, 9, 72, 23, 167, 190, 80, 3, 38, 120, 4, 24, 159, 12, 103, 22, 125, 83, 50, 6, 77, 168, 74, 93, 49, 57, 147, 2, 155, 181, 96, 114, 107, 110, 30, 117, 127, 101, 94, 129, 35, 58, 70, 126, 182, 151, 111, 91, 64, 88, 144, 137, 143, 176, 84, 136, 8, 112, 123, 164, 115, 78, 36, 90, 100, 55, 108, 21, 158, 68, 33, 116, 187
are interleaved alongside.

FIG. 150 is a diagram showing a 40th example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 150, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
42, 43, 190, 119, 183, 103, 51, 28, 171, 20, 18, 25, 85, 22, 157, 99, 174, 5, 53, 62, 150, 128, 38, 153, 37, 148, 39, 24, 118, 102, 184, 49, 111, 48, 87, 76, 81, 40, 55, 82, 70, 105, 66, 115, 14, 86, 88, 135, 168, 139, 56, 80, 93, 95, 165, 13, 4, 100, 29, 104, 11, 72, 116, 83, 112, 67, 186, 169, 8, 57, 44, 17, 164, 31, 96, 84, 2, 125, 59, 3, 6, 173, 149, 78, 27, 160, 156, 187, 34, 129, 154, 79, 52, 117, 110, 0, 7, 113, 137, 26, 47, 12, 178, 46, 136, 97, 15, 188, 101, 58, 35, 71, 32, 16, 109, 163, 134, 75, 68, 98, 132, 90, 124, 189, 121, 123, 170, 158, 159, 77, 108, 63, 180, 36, 74, 127, 21, 146, 147, 54, 155, 10, 144, 130, 60, 1, 141, 23, 177, 133, 50, 126, 167, 151, 161, 191, 91, 114, 162, 30, 181, 182, 9, 94, 69, 176, 65, 142, 152, 175, 73, 140, 41, 179, 172, 145, 64, 19, 138, 131, 166, 33, 107, 185, 106, 122, 120, 92, 45, 143, 61, 89
are interleaved alongside.

FIG. 151 is a diagram showing a 41st example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 151, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
111, 33, 21, 133, 18, 30, 73, 139, 125, 35, 77, 105, 122, 91, 41, 86, 11, 8, 55, 71, 151, 107, 45, 12, 168, 51, 50, 59, 7, 132, 144, 16, 190, 31, 108, 89, 124, 110, 94, 67, 159, 46, 140, 87, 54, 142, 185, 85, 84, 120, 178, 101, 180, 20, 174, 47, 28, 145, 70, 24, 131, 4, 83, 56, 79, 37, 27, 109, 92, 52, 96, 177, 141, 188, 155, 38, 156, 169, 136, 81, 137, 112, 95, 93, 106, 149, 138, 15, 39, 170, 146, 103, 184, 43, 5, 9, 189, 34, 19, 63, 90, 36, 23, 78, 100, 75, 162, 42, 161, 119, 64, 65, 152, 62, 173, 104, 88, 118, 48, 44, 40, 60, 102, 61, 74, 99, 53, 10, 6, 172, 186, 163, 134, 14, 148, 3, 26, 1, 157, 150, 25, 123, 115, 116, 57, 175, 127, 82, 117, 114, 160, 164, 153, 176, 76, 13, 181, 68, 128, 0, 183, 49, 22, 166, 17, 191, 135, 165, 72, 158, 130, 154, 167, 66, 2, 147, 69, 58, 98, 97, 143, 32, 29, 179, 113, 80, 182, 129, 126, 171, 121, 187
are interleaved alongside.

FIG. 152 is a diagram showing a 42nd example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 152, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
148, 32, 94, 31, 146, 15, 41, 7, 79, 58, 52, 167, 154, 4, 161, 38, 64, 127, 131, 78, 34, 125, 171, 173, 133, 122, 50, 95, 129, 57, 71, 37, 137, 69, 82, 107, 26, 10, 140, 156, 47, 178, 163, 117, 139, 174, 143, 138, 111, 11, 166, 43, 141, 114, 45, 39, 177, 103, 96, 123, 63, 23, 18, 20, 187, 27, 66, 130, 65, 142, 5, 135, 113, 90, 121, 54, 190, 134, 153, 147, 92, 157, 3, 97, 102, 106, 172, 91, 46, 89, 56, 184, 115, 99, 62, 93, 100, 88, 152, 109, 124, 182, 70, 74, 159, 165, 60, 183, 185, 164, 175, 108, 176, 2, 118, 72, 151, 0, 51, 33, 28, 80, 14, 128, 179, 84, 77, 42, 55, 160, 119, 110, 86, 22, 101, 13, 170, 36, 104, 189, 191, 169, 112, 12, 29, 30, 162, 136, 24, 68, 9, 81, 120, 145, 180, 144, 73, 21, 44, 1, 16, 67, 19, 158, 188, 181, 61, 35, 8, 53, 168, 150, 105, 59, 87, 6, 126, 75, 85, 17, 83, 98, 48, 132, 40, 76, 49, 25, 149, 186, 155, 116
are interleaved alongside.

FIG. 153 is a diagram showing a 43rd example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 153, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
161, 38, 41, 138, 20, 24, 14, 35, 32, 179, 68, 97, 94, 142, 43, 53, 22, 28, 44, 81, 148, 187, 169, 89, 115, 144, 75, 40, 31, 152, 30, 124, 80, 135, 160, 8, 129, 147, 60, 112, 171, 0, 133, 100, 156, 180, 77, 110, 151, 69, 95, 25, 117, 127, 154, 64, 146, 143, 29, 168, 177, 183, 126, 10, 26, 3, 50, 92, 164, 163, 11, 109, 21, 37, 84, 122, 49, 71, 52, 15, 88, 149, 86, 61, 90, 155, 162, 9, 153, 67, 119, 189, 82, 131, 190, 4, 46, 118, 47, 178, 59, 150, 186, 123, 18, 79, 57, 120, 70, 62, 137, 23, 185, 167, 175, 16, 134, 73, 139, 166, 55, 165, 116, 76, 99, 182, 78, 93, 141, 33, 176, 101, 130, 58, 12, 17, 132, 45, 102, 7, 19, 145, 54, 91, 113, 36, 27, 114, 174, 39, 83, 140, 191, 74, 56, 87, 48, 158, 121, 159, 136, 63, 181, 34, 173, 103, 42, 125, 104, 107, 96, 65, 1, 13, 157, 184, 170, 105, 188, 108, 6, 2, 98, 72, 5, 66, 128, 106, 172, 111, 85, 51
are interleaved alongside.

FIG. 154 is a diagram showing a 44th example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 154, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
57, 73, 173, 63, 179, 186, 148, 181, 160, 163, 4, 109, 137, 99, 118, 15, 5, 115, 44, 153, 185, 40, 12, 169, 2, 37, 188, 97, 65, 67, 117, 90, 66, 135, 154, 159, 146, 86, 61, 182, 59, 83, 91, 175, 58, 138, 93, 43, 98, 22, 152, 96, 45, 120, 180, 10, 116, 170, 162, 68, 3, 13, 41, 131, 21, 172, 55, 24, 1, 79, 106, 189, 52, 184, 112, 53, 136, 166, 29, 62, 107, 128, 71, 111, 187, 161, 101, 49, 155, 28, 94, 70, 48, 0, 33, 157, 151, 25, 89, 88, 114, 134, 75, 87, 142, 6, 27, 64, 69, 19, 150, 38, 35, 130, 127, 76, 102, 123, 158, 129, 133, 110, 141, 95, 7, 126, 85, 108, 174, 190, 165, 156, 171, 54, 17, 121, 103, 14, 36, 105, 82, 8, 178, 51, 23, 84, 167, 30, 100, 42, 72, 149, 92, 77, 104, 183, 39, 125, 80, 143, 144, 56, 119, 16, 132, 139, 191, 50, 164, 122, 46, 140, 31, 176, 60, 26, 32, 11, 177, 124, 74, 145, 20, 34, 18, 81, 168, 9, 78, 113, 147, 47
are interleaved alongside.

FIG. 155 is a diagram showing a 45th example of a GW pattern for an LDPC code with a code length N of 69120 bits.

According to the GW pattern in FIG. 155, the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is the bit group
89, 123, 13, 47, 178, 159, 1, 190, 53, 12, 57, 109, 115, 19, 36, 143, 82, 96, 163, 66, 154, 173, 49, 65, 131, 2, 78, 15, 155, 90, 38, 130, 63, 188, 138, 184, 166, 102, 139, 28, 50, 186, 17, 20, 112, 41, 11, 8, 59, 79, 45, 162, 146, 40, 43, 129, 119, 18, 157, 37, 126, 124, 110, 191, 85, 165, 60, 142, 135, 74, 187, 179, 141, 164, 34, 69, 26, 33, 113, 120, 95, 169, 30, 0, 175, 70, 91, 104, 140, 25, 132, 23, 105, 158, 171, 6, 121, 56, 22, 127, 54, 68, 107, 133, 84, 81, 150, 99, 73, 185, 67, 29, 151, 87, 10, 167, 148, 72, 147, 5, 31, 125, 145, 4, 52, 44, 134, 83, 46, 75, 152, 62, 7, 86, 172, 180, 111, 61, 9, 58, 14, 116, 92, 170, 93, 77, 88, 42, 21, 106, 97, 144, 182, 108, 55, 94, 122, 114, 153, 64, 24, 80, 117, 3, 177, 149, 76, 128, 136, 39, 181, 160, 103, 174, 156, 27, 183, 16, 137, 101, 161, 176, 35, 118, 98, 168, 48, 100, 71, 189, 32, 51
are interleaved alongside.

The above first to 45th examples of GW patterns for the LDPC code with a code length N of 69120 bits are LDPC codes with a code length N of 69120 bits, an arbitrary coding rate r, an arbitrary modulation scheme, and It can be applied to any combination of arbitrary constellations.

However, for group-wise interleaving, by setting the GW pattern to be applied for each combination of the code length N of the LDPC code, the coding rate r of the LDPC code, the modulation scheme, and the constellation, for each combination, the error rate can be improved.

The GW pattern in FIG. 111 is, for example, an LDPC code with N=69120 and r=2/16 (corresponding to the parity check matrix initial value table) in FIG. LDPC code), QPSK, and the combination of QPSK-UC in FIGS. 96 and 97, particularly good error rates can be achieved.

The GW pattern in FIG. 112 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 113 is particularly good by applying it to, for example, the combination of N=69120, r=4/16 LDPC code in FIG. 33, QPSK, and QPSK-UC in FIGS. error rate can be achieved.

The GW pattern in FIG. 114 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 115 is particularly , a good error rate can be achieved.

By applying the GW pattern in FIG. 116, for example, to the combination of N=69120, r=7/16 LDPC codes in FIGS. 38 and 39, QPSK, and QPSK-UC in FIGS. , a good error rate can be achieved.

The GW pattern in FIG. 117 is particularly , a good error rate can be achieved.

By applying the GW pattern in FIG. 118, for example, to the combination of N=69120, r=9/16 LDPC codes in FIGS. 50 to 52, QPSK, and QPSK-UC in FIGS. , a good error rate can be achieved.

The GW pattern in FIG. 119 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 120 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 121 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 122 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 123 is particularly , a good error rate can be achieved.

By applying the GW pattern in FIG. 124 to, for example, the combination of N=69120, r=3/16 LDPC codes in FIGS. 31 and 32, 16QAM, and 16QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 125 to, for example, the combination of N=69120, r=5/16 LDPC codes in FIGS. 34 and 35, 16QAM, and 16QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 126 to, for example, the combination of N=69120, r=7/16 LDPC codes in FIGS. 38 and 39, 16QAM, and 16QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 127, for example, to the combination of N=69120, r=9/16 LDPC codes in FIGS. 50 to 52, 16QAM, and 16QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 128, for example, to the combination of N=69120, r=11/16 LDPC codes in FIGS. 62 to 64, 16QAM, and 16QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 129, for example, to the combination of N=69120, r=13/16 LDPC codes in FIGS. 74 to 76, 16QAM, and 16QAM-UC in FIGS. , a good error rate can be achieved.

The GW pattern in FIG. 130 is particularly good by applying it to, for example, the combination of N=69120, r=2/16 LDPC codes in FIG. 30, 64QAM, and 64QAM-UC in FIGS. error rate can be achieved.

The GW pattern in FIG. 131, for example, is particularly good by applying it to the combination of N=69120, r=4/16 LDPC code, 64QAM in FIG. 33, and 64QAM-UC in FIGS. error rate can be achieved.

By applying the GW pattern in FIG. 132, for example, to the combination of N=69120, r=6/16 LDPC codes in FIGS. 36 and 37, 64QAM, and 64QAM-UC in FIGS. , a good error rate can be achieved.

The GW pattern in FIG. 133 is particularly , a good error rate can be achieved.

By applying the GW pattern in FIG. 134 to, for example, the combination of N=69120, r=10/16 LDPC codes in FIGS. 56 to 58, 64QAM, and 64QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 135, for example, to the combination of N=69120, r=12/16 LDPC codes in FIGS. 68 to 70, 64QAM, and 64QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 136 to, for example, N=69120, r=14/16 LDPC codes in FIGS. 80 to 82, 64QAM, and 64QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 137 to, for example, the combination of N=69120, r=3/16 LDPC codes in FIGS. 31 and 32, 256QAM, and 256QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 138, for example, to the combination of N=69120, r=5/16 LDPC codes in FIGS. 34 and 35, 256QAM, and 256QAM-UC in FIGS. , a good error rate can be achieved.

By applying the GW pattern in FIG. 139, for example, to the combination of N=69120, r=7/16 LDPC codes in FIGS. 38 and 39, 256QAM, and 256QAM-UC in FIGS. , a good error rate can be achieved.

The GW pattern in FIG. 140 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 141 is particularly , a good error rate can be achieved.

By applying the GW pattern in FIG. 142 to, for example, the combination of N=69120, r=13/16 LDPC codes in FIGS. 74 to 76, 256QAM, and 256QAM-UC in FIGS. , a good error rate can be achieved.

The GW pattern in FIG. 143 is particularly good by applying it to, for example, the combination of N=69120, r=2/16 LDPC codes in FIG. 30, 1024QAM, and 1024QAM-UC in FIGS. error rate can be achieved.

The GW pattern in FIG. 144 is particularly good by applying it to, for example, the combination of N=69120, r=4/16 LDPC codes in FIG. 33, 1024QAM, and 1024QAM-UC in FIGS. error rate can be achieved.

The GW pattern in FIG. 145 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 146 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 147 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 148 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 149 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 150 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 151 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 152 is particularly , a good error rate can be achieved.

The GW pattern in FIG. 153 is particularly , a good error rate can be achieved.

The GW pattern of FIG. 154 is particularly , a good error rate can be achieved.

By applying the GW pattern in FIG. 155 to, for example, the combination of N=69120, r=13/16 LDPC codes in FIGS. 74 to 76, 4096QAM, and 4096QAM-UC in FIGS. , a good error rate can be achieved.

<Configuration example of receiving device 12>

FIG. 156 is a block diagram showing a configuration example of the receiving device 12 in FIG.

An OFDM processing unit (OFDM operation) 151 receives an OFDM signal from the transmission device 11 (FIG. 7) and performs signal processing on the OFDM signal. Data obtained by signal processing performed by the OFDM processing unit 151 is supplied to a frame management unit (Frame Management) 152 .

The frame management unit 152 performs processing (frame interpretation) on a frame composed of data supplied from the OFDM processing unit 151, and converts the resulting target data signal and control data signal to a frequency deinterleaver. (Frequency Deinterleaver) 161 and 153, respectively.

The frequency deinterleaver 153 frequency deinterleaves the data from the frame management unit 152 on a symbol-by-symbol basis and supplies the data to the demapper 154 .

The demapper 154 demaps the data (data on the constellation) from the frequency deinterleaver 153 based on the signal point arrangement (constellation) determined by the quadrature modulation performed on the transmitter 11 side. decoding) and orthogonal demodulation, and the resulting data (LDPC code (likelihood of)) is supplied to an LDPC decoder 155 .

The LDPC decoder 155 performs LDPC decoding of the LDPC code from the demapper 154 and supplies the resulting LDPC target data (BCH code here) to the BCH decoder 156 .

The BCH decoder 156 performs BCH decoding on the LDPC target data from the LDPC decoder 155 and outputs control data (signaling) obtained as a result.

On the other hand, the frequency deinterleaver 161 frequency deinterleaves the data from the frame management unit 152 on a symbol-by-symbol basis, and supplies the data to the SISO/MISO decoder (SISO/MISO decoder) 162 .

The SISO/MISO decoder 162 performs space-time decoding on the data from the frequency deinterleaver 161 and supplies it to a time deinterleaver (Time Deinterleaver) 163 .

A time deinterleaver 163 time-deinterleaves the data from the SISO/MISO decoder 162 on a symbol-by-symbol basis and supplies it to a demapper 164 .

The demapper 164 demaps the data from the time deinterleaver 163 (data on the constellation) based on the signal point arrangement (constellation) determined by the orthogonal modulation performed on the transmitter 11 side. decoding) and orthogonal demodulation, and the resulting data is supplied to a bit deinterleaver 165 .

The bit deinterleaver 165 bit deinterleaves the data from the demapper 164 and supplies the LDPC code (likelihood thereof), which is the data after the bit deinterleaving, to the LDPC decoder 166 .

The LDPC decoder 166 performs LDPC decoding of the LDPC code from the bit deinterleaver 165 and supplies the resulting LDPC target data (BCH code here) to the BCH decoder 167 .

The BCH decoder 167 performs BCH decoding of the LDPC target data from the LDPC decoder 155 and supplies the resulting data to a BB descrambler (BB DeScrambler) 168 .

The BB descrambler 168 applies BB descramble to the data from the BCH decoder 167 and supplies the resulting data to a null deletion unit (Null Deletion) 169 .

A null deletion unit 169 deletes the nulls inserted by the padder 112 in FIG.

The demultiplexer 170 separates one or more streams (target data) multiplexed on the data from the null removal unit 169, performs necessary processing, and outputs as an output stream.

Note that the receiving device 12 can be configured without some of the blocks shown in FIG. That is, for example, when the transmitting device 11 (FIG. 8) is configured without the time interleaver 118, the SISO/MISO encoder 119, the frequency interleaver 120, and the frequency interleaver 124, the receiving device 12 A time deinterleaver 163, a SISO/MISO decoder 162, and a frequency deinterleaver 161, which are blocks corresponding to the time interleaver 118, SISO/MISO encoder 119, frequency interleaver 120, and frequency interleaver 124 of the transmission device 11, respectively. , and can be configured without the frequency deinterleaver 153 .

<Configuration example of bit deinterleaver 165>

FIG. 157 is a block diagram showing a configuration example of the bit deinterleaver 165 of FIG.

The bit deinterleaver 165 is composed of a block deinterleaver 54 and a groupwise deinterleaver 55 and performs (bit) deinterleaving of the symbol bits of the symbols that are the data from the demapper 164 (FIG. 156).

That is, the block deinterleaver 54 performs block deinterleaving corresponding to the block interleaving performed by the block interleaver 25 in FIG. Block deinterleaving is performed to return the positions of (the likelihood of) the code bits of the LDPC code rearranged by interleaving to their original positions, and the resulting LDPC code is supplied to the groupwise deinterleaver 55 .

The group-wise deinterleaver 55 performs group-wise deinterleaving corresponding to the group-wise interleaving performed by the group-wise interleaver 24 in FIG. That is, for example, the code bits of the LDPC code whose arrangement has been changed in bit group units by the groupwise interleaving described with reference to FIG.

Here, when the LDPC code supplied from the demapper 164 to the bit deinterleaver 165 is subjected to parity interleaving, groupwise interleaving, and block interleaving, the bit deinterleaver 165 performs parity interleaving corresponding to the parity interleaving. De-interleaving (reverse processing of parity interleaving, i.e., parity de-interleaving to restore the code bits of the LDPC code reordered by parity interleaving), block de-interleaving corresponding to block interleaving, and group-wise interleaving can do all of the group-wise deinterleaving corresponding to .

However, in the bit deinterleaver 165 of FIG. 157, the block deinterleaver 54 that performs block deinterleaving corresponding to block interleaving and the groupwise deinterleaver 55 that performs groupwise deinterleaving corresponding to groupwise interleaving are However, no parity deinterleaving block corresponding to the parity interleaving is provided and no parity deinterleaving is performed.

Therefore, from the bit deinterleaver 165 (the groupwise deinterleaver 55 of) to the LDPC decoder 166, block deinterleaving and groupwise deinterleaving are performed, and parity deinterleaving is not performed LDPC code is supplied.

The LDPC decoder 166 performs LDPC decoding of the LDPC code from the bit deinterleaver 165 with respect to the parity check matrix H of the type B scheme used for the LDPC encoding by the LDPC encoder 115 in FIG. and the transformation check matrix (Fig. 29) obtained by performing row permutation on the type A check matrix (Fig. 27). Output as the result of data decoding.

FIG. 158 is a flowchart for explaining the processing performed by the demapper 164, bit deinterleaver 165, and LDPC decoder 166 of FIG.

In step S111, the demapper 164 demaps the data from the time deinterleaver 163 (the data on the constellation mapped to the signal points), orthogonally demodulates it, and supplies it to the bit deinterleaver 165. , the process proceeds to step S112.

In step S112, the bit deinterleaver 165 deinterleaves (bit deinterleaves) the data from the demapper 164, and the process proceeds to step S113.

That is, in step S112, in the bit deinterleaver 165, the block deinterleaver 54 performs block deinterleaving on the data (symbols) from the demapper 164, and the code bits of the resulting LDPC code are grouped. It is supplied to the wise deinterleaver 55 .

The group-wise deinterleaver 55 performs group-wise deinterleaving on the LDPC code from the block deinterleaver 54 and supplies the resulting LDPC code (likelihood thereof) to the LDPC decoder 166 .

In step S113, the LDPC decoder 166 performs LDPC decoding of the LDPC code from the groupwise deinterleaver 55 using the parity check matrix H used for the LDPC encoding by the LDPC encoder 115 in FIG. The transform parity check matrix obtained from the matrix H is used, and the resulting data is output to the BCH decoder 167 as the decoding result of the LDPC target data.

Also in FIG. 157, as in the case of FIG. 9, for convenience of explanation, the block deinterleaver 54 that performs block deinterleaving and the groupwise deinterleaver 55 that performs groupwise deinterleaving are configured separately. However, the block deinterleaver 54 and the groupwise deinterleaver 55 can be configured integrally.

Also, if the transmitting device 11 does not perform group-wise interleaving, the receiving device 12 can be configured without the group-wise deinterleaver 55 that performs group-wise deinterleaving.

<LDPC decoding>

The LDPC decoding performed by the LDPC decoder 166 of FIG. 156 will be further described.

In the LDPC decoder 166 of FIG. 156, as described above, block deinterleaving and groupwise deinterleaving from the groupwise deinterleaver 55 are performed, and parity deinterleaving is not performed LDPC of the LDPC code For decoding, the parity check matrix H of the type B scheme used for LDPC encoding by the LDPC encoder 115 in FIG. This is performed using a transformation check matrix (FIG. 29) obtained by performing row permutation on the matrix (FIG. 27).

Here, LDPC decoding has been previously proposed, in which it is possible to suppress the operating frequency within a sufficiently feasible range while suppressing the circuit scale by performing LDPC decoding using a transform parity check matrix (for example, , see Patent No. 4224777).

Therefore, first, the previously proposed LDPC decoding using a transform parity check matrix will be described with reference to FIGS. 159 to 162. FIG.

FIG. 159 is a diagram showing an example parity check matrix H of an LDPC code with a code length N of 90 and a coding rate of 2/3.

In addition, in FIG. 159 (also in FIGS. 160 and 161 described later), 0 is represented by a period (.).

In parity check matrix H in FIG. 159, the parity matrix has a staircase structure.

160 is a diagram showing parity check matrix H′ obtained by performing row permutation of equation (11) and column permutation of equation (12) on parity check matrix H of FIG.

Line replacement: Line 6s+t+1 → Line 5t+s+1
(11)

Column permutation: 6x+y+61st column → 5y+x+61st column
(12)

However, in formulas (11) and (12), s, t, x, and y are integers in the range of 0 ≤ s < 5, 0 ≤ t < 6, 0 ≤ x < 5, 0 ≤ t < 6, respectively is.

According to the row permutation of equation (11), the 1st, 7th, 13th, 19th and 25th rows, which are divided by 6 and have a remainder of 1, are the 1st, 2nd, 3rd, 4th and 5th rows, respectively. The 2nd, 8th, 14th, 20th and 26th rows, which have a remainder of 2 when divided, are replaced with the 6th, 7th, 8th, 9th and 10th rows, respectively.

Further, according to the column permutation of equation (12), the 61st, 67th, 73rd, 79th, and 85th columns, which have a remainder of 1 when divided by 6, are respectively 61 , the 62nd, 63rd, 64th, and 65th columns, and the 62nd, 68th, 74th, 80th, and 86th columns that have a remainder of 2 when divided by 6 are the 66th, 67th, 68th, 69th, and 70th columns, respectively. Substitutions are made accordingly.

In this way, a matrix obtained by permuting the rows and columns of the parity check matrix H of FIG. 159 is the parity check matrix H' of FIG.

Here, even if the row permutation of the parity check matrix H is performed, the alignment of the code bits of the LDPC code is not affected.

In addition, the column permutation of equation (12) is the above-described parity interleaving that interleaves the K + qx + y + 1th code bit at the position of the K + Py + x + 1th code bit, and the information length is K is 60, the unit size P is 5, and the divisor q (=M/P) of the parity length M (here, 30) is 6, respectively.

Therefore, the parity check matrix H' in FIG. is a transformed parity check matrix obtained by performing at least column permutation to replace the columns of .

160 is multiplied by the LDPC code of the original parity check matrix H of FIG. 159 with the same permutation as in Equation (12), a 0 vector is output. That is, if the row vector c obtained by applying the column permutation of equation (12) to the row vector c as the LDPC code (one codeword) of the original check matrix H is denoted by c′, then from the properties of the check matrix , Hc ^T is a 0 vector, so H'c' ^T is also a 0 vector.

From the above, the transformed parity check matrix H' in FIG. 160 is a parity check matrix of the LDPC code c' obtained by performing the column permutation of Equation (12) on the LDPC code c of the original parity check matrix H.

Therefore, the LDPC code c of the original parity check matrix H is subjected to the column permutation of Equation (12), and the LDPC code c' after the column permutation is decoded using the transform parity check matrix H' of FIG. 160 (LDPC decoding). Then, by performing the inverse permutation of the column permutation of Equation (12) on the decoding result, the same decoding result as when the LDPC code of the original parity check matrix H is decoded using the parity check matrix H can be obtained. can be done.

FIG. 161 is a diagram showing the transform parity check matrix H′ of FIG. 160 spaced in units of 5×5 matrices.

In FIG. 161, the transformation parity check matrix H′ is a unit matrix of 5×5 (=P×P) having a unit size of P, and a matrix in which one or more 1s of the unit matrix are 0 (hereinafter referred to as appropriate , quasi-identity matrix), a matrix obtained by cyclically shifting the identity matrix or quasi-identity matrix (hereinafter referred to as a shift matrix as appropriate), the sum of two or more of the identity matrix, the quasi-identity matrix, or the shift matrix (hereinafter referred to as a sum matrix as appropriate), which is represented by a combination of 5×5 0 matrices.

It can be said that the transformation parity check matrix H′ in FIG. 161 is composed of a 5×5 identity matrix, a quasi-identity matrix, a shift matrix, a sum matrix, and a 0 matrix. Therefore, these 5×5 matrices (identity matrix, quasi-identity matrix, shift matrix, sum matrix, zero matrix) that constitute the transform check matrix H′ are hereinafter referred to as constituent matrices as appropriate.

An architecture that simultaneously performs P check node operations and P variable node operations can be used for decoding an LDPC code of a parity check matrix represented by a P×P constituent matrix.

FIG. 162 is a block diagram showing a configuration example of a decoding device that performs such decoding.

That is, in FIG. 162, the original parity check matrix H in FIG. 159 is at least subjected to the column permutation of Equation (12), and the transform parity check matrix H′ in FIG. 161 is used to decode the LDPC code. 1 shows a configuration example of a decoding device.

162 includes a branch data storage memory 300 consisting of six FIFOs 300 ₁ to 300 ₆ , a selector 301 for selecting FIFOs 300 ₁ to 300 ₆ , a check node calculator 302, two cyclic shift circuits 303 and 308, Branch data storage memory 304 consisting of 18 FIFOs 304 ₁ to 304 ₁₈ , selector 305 for selecting FIFOs 304 ₁ to 304 ₁₈ , received data memory 306 for storing received data, variable node calculator 307 , decoded word calculator 309 , a received data rearranging section 310 and a decoded data rearranging section 311. FIG.

First, a method of storing data in the branch data storage memories 300 and 304 will be described.

The edge data storage memory 300 is composed of six FIFOs 300 ₁ to 300 ₆ obtained by dividing the number of rows of 30 in the transform parity check matrix H′ of FIG. 161 by the number of rows of the component matrix (unit size P) of 5. . The FIFO 300 _y (y=1, 2, . . . , 6) consists of a plurality of storage areas with a number of stages. Messages corresponding to one branch can be read and written at the same time. The number of stages of the storage area of the FIFO 300 _y is 9, which is the maximum number of 1s (Hamming weights) in the row direction of the transformation parity check matrix in FIG.

In the FIFO 300 ₁ , data (messages v _i from variable nodes) corresponding to the positions of 1 in the first to fifth rows of the conversion check matrix H′ of FIG. 161 are packed horizontally in each row. stored in the form (ignoring 0). That is, if the j-th row and i-th column are represented as (j, i), the memory area of the first stage of the FIFO 300 ₁ stores (1, 1) to (5, 5) of the transform parity check matrix H'. The data corresponding to the position of 1 in the 5×5 unit matrix of is stored. A shift matrix from (1,21) to (5,25) of the transformation parity matrix H' (a shift matrix obtained by cyclically shifting a 5×5 unit matrix by three places to the right) is stored in the second storage area. The data corresponding to the position of 1 in is stored. Similarly, data is stored in the third to eighth storage areas in association with the conversion parity check matrix H'. Then, the shift matrix from (1,86) to (5,90) of the transformation check matrix H' (1 in the first row of the 5×5 identity matrix is replaced with 0) is stored in the storage area of the ninth stage. Data corresponding to the position of 1 in the shift matrix obtained by cyclically shifting the shift matrix to the left by one is stored.

The FIFO 300 ₂ stores data corresponding to the position of 1 from the 6th row to the 10th row of the transformation parity check matrix H' in FIG. That is, in the storage area of the first stage of the FIFO 300 ₂ , the sum matrix of (6, 1) to (10, 5) of the transform parity check matrix H' (a 5×5 identity matrix is cyclically shifted to the right by one The data corresponding to the position of 1 in the first shift matrix constituting the sum matrix (which is the sum of the first shift matrix obtained by shifting the first shift matrix and the second shift matrix obtained by cyclically shifting two to the right) is stored. Further, in the storage area of the second stage, data corresponding to the position of 1 of the second shift matrix forming the sum matrix of (6, 1) to (10, 5) of the transformation parity check matrix H' is stored. be.

That is, for a component matrix with a weight of 2 or more, the component matrix is a P×P identity matrix with a weight of 1, a quasi-identity matrix in which one or more of the 1 elements of the identity matrix are 0, or Data corresponding to the position of 1 in the identity matrix, quasi-identity matrix, or shift matrix whose weight is 1 when the identity matrix or quasi-identity matrix is expressed in the form of the sum of multiple shift matrices obtained by cyclically shifting the identity matrix or quasi-identity matrix. (messages corresponding to branches belonging to the identity matrix, quasi-identity matrix, or shift matrix) are stored in the same address (the same FIFO among FIFOs 300 ₁ to 300 ₆ ).

Data are stored in the third to ninth storage areas in association with the transformation parity check matrix H'.

The FIFOs 300 ₃ to 300 ₆ also store data in association with the conversion parity check matrix H′.

The edge data storage memory 304 is composed of 18 FIFOs 304 ₁ to 304 ₁₈ obtained by dividing the 90 columns of the transform parity check matrix H' by 5, which is the number of columns of the component matrix (unit size P). The FIFO 304 _x (x=1, 2, . . . , 18) consists of a plurality of stages of storage areas. Messages corresponding to one branch can be read and written at the same time.

In the FIFO 304 ₁ , data (message u _j from the check node) corresponding to the positions of 1 in the first to fifth columns of the conversion parity check matrix H′ of FIG. 161 are packed vertically in each column. stored in the same format (ignoring 0). That is, the first storage area of the FIFO 304 ₁ stores the data corresponding to the position of 1 in the 5×5 identity matrix from (1,1) to (5,5) of the transformation parity check matrix H′. . In the storage area of the second stage, the sum matrix of (6,1) to (10,5) of the transformation check matrix H' (the first shift obtained by cyclically shifting the 5×5 identity matrix by one The data corresponding to the position of 1 in the first shift matrix constituting the sum matrix, which is the sum of the matrix and the second shift matrix cyclically shifted by two to the right, is stored. Further, the storage area of the third stage stores data corresponding to the position of 1 in the second shift matrix forming the sum matrix of (6, 1) to (10, 5) of the transform parity check matrix H'. be.

That is, for a component matrix with a weight of 2 or more, the component matrix is a P×P identity matrix with a weight of 1, a quasi-identity matrix in which one or more of the 1 elements of the identity matrix are 0, or Data corresponding to the position of 1 in the identity matrix, quasi-identity matrix, or shift matrix whose weight is 1 when the identity matrix or quasi-identity matrix is expressed in the form of the sum of multiple shift matrices obtained by cyclically shifting the identity matrix or quasi-identity matrix. (messages corresponding to branches belonging to the identity matrix, quasi-identity matrix, or shift matrix) are stored in the same address (the same FIFO among FIFOs 304 ₁ to 304 ₁₈ ).

Data are stored in the fourth and fifth storage areas in association with the transformation parity check matrix H'. The number of stages of the storage area of this FIFO 304 ₁ is 5, which is the maximum number of 1's (Hamming weights) in the row direction in the first to fifth columns of the transformation parity check matrix H'.

The FIFOs 304 ₂ and 304 ₃ also store data in association with the conversion parity check matrix H′, and each has a length (number of stages) of five. Similarly, the FIFOs 304 ₄ to 304 ₁₂ store data in association with the conversion parity check matrix H', each having a length of three. Similarly, the FIFOs 304 ₁₃ to 304 ₁₈ store data in association with the transform parity check matrix H', each having a length of two.

Next, the operation of the decoding device in FIG. 162 will be explained.

The branch data storage memory 300 consists of six FIFOs 300 ₁ to 300 ₆ , and indicates to which row of the transform parity check matrix H′ in FIG. 161 the five messages D311 supplied from the preceding cyclic shift circuit 308 belong. According to information (matrix data) D312, a FIFO for storing data is selected from among FIFOs ₃₀₀₁ to ₃₀₀₆ , and five messages D311 are collectively stored in the selected FIFO in order. When reading data, the branch data storage memory 300 sequentially reads five messages _D3001 from the FIFO ₃₀₀₁ and supplies them to the selector 301 in the next stage. After reading the messages from the FIFO 300 ₁ , the branch data storage memory 300 sequentially reads the messages from the FIFOs 300 ₂ to 300 ₆ and supplies them to the selector 301 .

The selector 301 selects five messages from the FIFOs from which data is currently being read out of the FIFOs 300 ₁ to 300 ₆ according to the select signal D301, and supplies them to the check node calculator 302 as messages D302.

The check node calculator 302 consists of five check node calculators 302 ₁ to 302 ₅ , and uses messages D302 (D302 ₁ to D302 ₅ ) (messages v _i in equation (7)) supplied through the selector 301 to A check node operation is performed according to equation (7), and five messages D303 (D303 ₁ to D303 ₅ ) obtained as a result of the check node operation (messages u _j in equation (7)) are supplied to the cyclic shift circuit 303 .

The cyclic shift circuit 303 shifts the five messages D303 ₁ through D303 ₅ obtained by the check node calculation unit 302 by the number of unit matrices (or quasi-unit matrices) whose corresponding branches are the originals in the transform parity check matrix H′. Based on the information (matrix data) D305 as to whether it has been click-shifted, cyclic shift is performed, and the result is supplied to the branch data storage memory 304 as a message D304.

The branch data storage memory 304 consists of 18 FIFOs 304 ₁ to 304 ₁₈ , and according to the information D 305 to which row of the conversion check matrix H′ the five messages D 304 supplied from the preceding cyclic shift circuit 303 belong. , a FIFO for storing data is selected from FIFOs 304 ₁ to 304 ₁₈ , and five messages D304 are collectively stored in the selected FIFO in order. When reading data, the branch data storage memory 304 sequentially reads five messages _D3061 from the FIFO ₃₀₄₁ and supplies them to the selector 305 in the next stage. After reading data from the FIFO 304 ₁ , the branch data storage memory 304 sequentially reads messages from the FIFOs 304 ₂ to 304 ₁₈ and supplies them to the selector 305 .

The selector 305 selects five messages from the FIFOs from which data is currently being read out of the FIFOs 304 ₁ to 304 ₁₈ according to the select signal D307, and outputs them as messages D308 from the variable node calculator 307 and the decoded word calculator. 309.

On the other hand, received data rearrangement section 310 rearranges LDPC code D313 corresponding to parity check matrix H in FIG. It is supplied to the received data memory 306 . Received data memory 306 calculates and stores received LLRs (logarithmic likelihood ratios) from received data D314 supplied from received data rearrangement section 310, and collects the received LLRs by five as received value D309. , to the variable node calculator 307 and the decoded word calculator 309 .

The variable node calculator 307 consists of five variable node calculators 307 ₁ to 307 ₅ , and receives messages D308 (D308 ₁ to D308 ₅ ) (messages u _j in equation (1)) supplied through the selector 305 and received data Using the five received values D309 (received value u _0i of equation (1)) supplied from memory 306 for variable node calculation according to equation (1), messages D310 (D310 ₁ to D310 ₅ ) (message v _i in equation (1)) to the cyclic shift circuit 308 .

The cyclic shift circuit 308 cyclically shifts the messages D310 ₁ to D310 ₅ calculated by the variable node calculation unit 307 by the unit matrix (or quasi-unit matrix) from which the corresponding branch is the original in the transform check matrix H′. Based on the information as to whether or not the data has been cyclically shifted, the result is supplied to the branch data storage memory 300 as a message D311.

One cycle of decoding (variable node operation and check node operation) of the LDPC code can be performed by repeating the above operations. After decoding the LDPC code a predetermined number of times, the decoding device in FIG. 162 obtains and outputs the final decoding result in decoded word calculation section 309 and decoded data rearrangement section 311 .

That is, the decoded word calculator 309 is composed of five decoded word calculators 309 ₁ to 309 ₅ , and five messages D308 (D308 ₁ to D308 ₅ ) output by the selector 305 (message u _j in equation (5)) and , using the five received values D309 (received values u _0i in equation (5)) supplied from the received data memory 306, and as the final stage of decoding multiple times, based on equation (5), the decoding result (decoding word), and the resulting decoded data D315 is supplied to the decoded data rearrangement unit 311.

The decoded data rearrangement unit 311 performs inverse permutation of the column permutation of equation (12) on the decoded data D315 supplied from the decoded word calculation unit 309, thereby rearranging the order, and the final decoding result Output as D316.

As described above, one or both of row permutation and column permutation are applied to the parity check matrix (original parity check matrix), and one or more of the 1s of the P × P unit matrix and its elements are changed to 0. A quasi-identity matrix, a shift matrix obtained by cyclically shifting an identity matrix or a quasi-identity matrix, a sum matrix that is the sum of multiple identity matrices, quasi-identity matrices, or shift matrices, a combination of P×P zero matrices, that is, By converting to a parity check matrix (transformation parity check matrix) that can be represented by a combination of component matrices, decoding of LDPC codes can be performed by performing check node operation and variable node operation with P It is possible to adopt an architecture in which they are performed simultaneously. When adopting an architecture that simultaneously performs P node operations (check node operations and variable node operations), the number of which is smaller than the number of rows and columns of the parity check matrix, the number of node operations equal to the number of rows and columns of the parity check matrix is used. As compared with the case of simultaneously performing multiple iterations, a large number of iterative decoding operations can be performed while keeping the operating frequency within a feasible range.

The LDPC decoder 166 forming the receiving device 12 in FIG. 156 performs LDPC decoding by simultaneously performing P check node calculations and P variable node calculations, like the decoding device in FIG. 162, for example.

That is, to simplify the explanation, the parity matrix of the LDPC code output by the LDPC encoder 115 constituting the transmitting device 11 in FIG. parity interleaver 23 of the transmitting device 11 performs parity interleaving for interleaving the K+qx+y+1-th code bit into the position of the K+Py+x+1-th code bit. is performed by setting the information length K to 60, the unit size P to 5, and the divisor q (=M/P) of the parity length M to 6, respectively.

Since this parity interleaving corresponds to the column permutation of equation (12) as described above, the LDPC decoder 166 does not need to perform the column permutation of equation (12).

Therefore, in the receiving device 12 of FIG. 156, as described above, the groupwise deinterleaver 55 sends the LDPC code for which parity deinterleaving is not performed to the LDPC decoder 166, that is, the sequence of equation (12). A permuted LDPC code is supplied, and the LDPC decoder 166 performs the same processing as the decoding device in FIG. 162, except that the column permutation of equation (12) is not performed.

163 is a diagram showing a configuration example of the LDPC decoder 166 of FIG.

163, LDPC decoder 166 is configured in the same manner as the decoding device in FIG. 162 except that received data rearrangement section 310 in FIG. 162 is performed except that the decoder is not deciphered, the description thereof will be omitted.

As described above, the LDPC decoder 166 can be configured without the reception data rearrangement section 310, so that the scale can be reduced more than the decoding apparatus in FIG.

159 to 163, for simplicity of explanation, the code length N of the LDPC code is 90, the information length K is 60, and the unit size (the number of rows and columns of the constituent matrix) P is 5. , the divisor q (=M/P) of the parity length M is 6, respectively, but the code length N, the information length K, the unit size P, and the divisor q (=M/P) are respectively It is not limited to values.

That is, in the transmitting device 11 of FIG. 8, the LDPC encoder 115 outputs, for example, the code length N of 64800, 16200, 69120, etc., the information length K of N-Pq (= N-M), and the unit size P is 360, and the divisor q is M/P, respectively. The LDPC decoder 166 of FIG. Therefore, it can be applied to LDPC decoding.

Further, after the LDPC code is decoded by the LDPC decoder 166, the parity part of the decoding result is unnecessary, and only the information bits of the decoding result are output. can be configured.

<Configuration example of block deinterleaver 54>

FIG. 164 is a diagram for explaining block deinterleaving performed by block deinterleaver 54 in FIG.

In the block deinterleaving, the sequence of the code bits of the LDPC code is restored (restored) to the original sequence by performing processing opposite to the block interleaving of the block interleaver 25 described with reference to FIG.

That is, in block deinterleaving, for example, similarly to block interleaving, the LDPC code is written to and read from m columns equal to the number of bits of the symbol m, so that the code bit sequence of the LDPC code is restored to the original sequence. returned.

However, in block deinterleaving, LDPC codes are written in the order in which LDPC codes are read out in block interleaving. Furthermore, in block deinterleaving, reading of LDPC codes is performed in the order in which the LDPC codes are written in block interleaving.

That is, as for the part 1 of the LDPC code, as shown in FIG. 164, the part 1 of the LDPC code in m-bit symbol units is written in the row direction from the first row of all m columns. That is, the code bit of the LDPC code, which is an m-bit symbol, is written in the row direction.

Writing part 1 in units of m bits is performed sequentially toward the row below m columns, and when writing part 1 is completed, the first column unit of the column is written as shown in FIG. , reading part 1 downwards from left to right in columns.

When reading up to the rightmost column is completed, as shown in FIG. 164 , returning to the leftmost column, reading part 1 from the top to the bottom of the second column unit of the column is performed from left to right. Then, part 1 of the LDPC code of one codeword is read in the same manner.

When part 1 of the 1-codeword LDPC code is read out, the m-bit symbol unit of part 2, which has an m-bit symbol unit, is sequentially concatenated after part 1, whereby the symbol unit is returned to the code bit array of the original 1-codeword LDPC code (the LDCP code before block interleaving).

<Another configuration example of the bit deinterleaver 165>

FIG. 165 is a block diagram showing another configuration example of the bit deinterleaver 165 of FIG.

In the figure, the parts corresponding to those in FIG. 157 are denoted by the same reference numerals, and the description thereof will be omitted as appropriate.

That is, the bit deinterleaver 165 in FIG. 165 has the same configuration as in FIG. 157 except that the parity deinterleaver 1011 is newly provided.

165, the bit deinterleaver 165 is composed of a block deinterleaver 54, a groupwise deinterleaver 55, and a parity deinterleaver 1011, and performs bit deinterleaving of the code bits of the LDPC code from the demapper 164. .

That is, the block deinterleaver 54 performs block deinterleaving corresponding to the block interleaving performed by the block interleaver 25 of the transmitting device 11 (reverse processing of block interleaving) for the LDPC code from the demapper 164, that is, block interleaving block deinterleaving is performed to return the positions of the code bits replaced by .

The groupwise deinterleaver 55 performs groupwise deinterleaving corresponding to the groupwise interleaving as the rearrangement processing performed by the groupwise interleaver 24 of the transmitting device 11 on the LDPC code from the block deinterleaver 54 .

The LDPC code obtained as a result of groupwise deinterleaving is supplied from groupwise deinterleaver 55 to parity deinterleaver 1011 .

The parity deinterleaver 1011 performs parity deinterleaving corresponding to the parity interleaving performed by the parity interleaver 23 of the transmitting device 11 (the reverse of parity interleaving) on code bits after groupwise deinterleaving by the groupwise deinterleaver 55. processing), that is, parity deinterleaving is performed to return the code bits of the LDPC code whose order has been changed by parity interleaving to the original order.

An LDPC code obtained as a result of parity deinterleaving is supplied from parity deinterleaver 1011 to LDPC decoder 166 .

Therefore, in the bit deinterleaver 165 of FIG. 165, the LDPC decoder 166 includes block deinterleaving, groupwise deinterleaving, and parity deinterleaving LDPC code, that is, LDPC encoding according to the parity check matrix H provides an LDPC code obtained by

The LDPC decoder 166 performs LDPC decoding of the LDPC code from the bit deinterleaver 165 using the parity check matrix H used for the LDPC encoding by the LDPC encoder 115 of the transmitting device 11 .

That is, for the type B scheme, the LDPC decoder 166 performs LDPC decoding of the LDPC code from the bit deinterleaver 165, and the parity check matrix H (of the type B scheme) used by the LDPC encoder 115 of the transmitting device 11 for LDPC encoding. This is performed using the parity check matrix itself, or using a transformed parity check matrix obtained by at least performing column permutation corresponding to parity interleaving on the parity check matrix H. In addition, for the type A scheme, the LDPC decoder 166 performs LDPC decoding of the LDPC code from the bit deinterleaver 165, and the parity check matrix (type A scheme) used by the LDPC encoder 115 of the transmitting device 11 for LDPC encoding ( FIG. 27) using a parity check matrix (FIG. 28) obtained by performing column permutation, or a transform parity check matrix (FIG. 29) obtained by performing row permutation on the parity check matrix (FIG. 27) used for LDPC coding conduct.

Here, in FIG. 165 , an LDPC code obtained by LDPC encoding according to parity check matrix H is supplied from (parity deinterleaver 1011 of) bit deinterleaver 165 to LDPC decoder 166 . LDPC decoding of the code, parity check matrix H itself of the type B scheme used for LDPC encoding by the LDPC encoder 115 of the transmitting device 11, or the parity check matrix of the type A scheme used for LDPC encoding (FIG. 27) column permutation 28), the LDPC decoder 166 is, for example, a full serial decoder that sequentially computes messages (check node messages, variable node messages) node by node. It consists of a decoding device that performs LDPC decoding by a coding (full serial decoding) method and a decoding device that performs LDPC decoding by a full parallel decoding method that simultaneously (parallelly) performs message calculations for all nodes. be able to.

Further, in the LDPC decoder 166, the LDPC decoding of the LDPC code is performed at least by performing column permutation corresponding to parity interleaving for the parity check matrix H of the type B scheme used for the LDPC encoding by the LDPC encoder 115 of the transmitting device 11. In the case of using the obtained transform check matrix or the transform check matrix (FIG. 29) obtained by performing row permutation on the type A check matrix (FIG. 27) used for LDPC encoding, the LDPC decoder 166 is a decoding device with an architecture that simultaneously performs P check node operations and variable node operations (or a divisor of P other than 1), and is similar to column permutation (parity interleaving) for obtaining a transform parity check matrix By applying column permutation to the LDPC code, it can be configured with a decoding device (FIG. 162) having a received data rearrangement section 310 that rearranges the code bits of the LDPC code.

For convenience of explanation, FIG. , are configured separately, but two or more of the block deinterleaver 54, the groupwise deinterleaver 55, and the parity deinterleaver 1011 are the parity interleaver 23, the groupwise interleaver 24, And, like the block interleaver 25, it can be constructed integrally.

<Configuration example of receiving system>

FIG. 166 is a block diagram showing a first configuration example of a reception system to which the reception device 12 is applicable.

In FIG. 166, the receiving system is composed of an acquisition section 1101 , a transmission path decoding processing section 1102 and an information source decoding processing section 1103 .

Acquisition unit 1101 receives a signal containing an LDPC code obtained by at least LDPC-encoding LDPC target data such as image data and audio data of a program, for example, digital terrestrial broadcasting, digital satellite broadcasting, CATV network, Internet, etc. is acquired via a transmission path (communication path) (not shown) such as a network of , and is supplied to the transmission path decoding processing unit 1102 .

Here, if the signal acquired by the acquiring unit 1101 is broadcast from a broadcasting station via a terrestrial wave, a satellite wave, a CATV (Cable Television) network, or the like, the acquiring unit 1101 may include a tuner, a It consists of STB (Set Top Box) etc. In addition, when the signal acquired by the acquisition unit 1101 is, for example, transmitted from a web server by multicast such as IPTV (Internet Protocol Television), the acquisition unit 1101 may use, for example, a NIC (Network Interface Card) or the like. network I/F (Interface).

The transmission path decoding processing unit 1102 corresponds to the receiving device 12 . Transmission path decoding processing section 1102 performs transmission path decoding processing including at least processing for correcting errors occurring in the transmission path on the signal acquired by acquisition section 1101 via the transmission path, and converts the resulting signal into: It is supplied to the information source decoding processing unit 1103 .

That is, the signal acquired by the acquisition unit 1101 via the transmission path is a signal obtained by at least performing error correction coding for correcting errors occurring in the transmission path, and the transmission path decoding processing unit 1102 , such a signal is subjected to, for example, transmission line decoding processing such as error correction processing.

Here, error correction coding includes, for example, LDPC coding and BCH coding. Here, at least LDPC encoding is performed as error correction encoding.

Also, the channel decoding process may include demodulation of the modulated signal.

Information source decoding processing section 1103 performs information source decoding processing including at least processing for decompressing compressed information to original information on the signal subjected to transmission path decoding processing.

That is, the signal acquired by the acquisition unit 1101 via the transmission path may be subjected to compression encoding for compressing information in order to reduce the amount of data such as images and voices as information. In this case, information source decoding processing section 1103 performs information source decoding processing such as processing (decompression processing) for decompressing compressed information to original information on the signal subjected to transmission path decoding processing.

Note that if the signal acquired by the acquisition unit 1101 via the transmission path is not compression-encoded, the information source decoding processing unit 1103 does not perform processing for decompressing the compressed information to the original information. can't break

Here, as decompression processing, there is MPEG decoding, for example. Also, the transmission path decoding processing may include descrambling and the like in addition to decompression processing.

In the reception system configured as described above, in the acquisition unit 1101, for example, compression encoding such as MPEG encoding is applied to data such as images and audio, and furthermore, error correction encoding such as LDPC encoding is performed. The encoded signal is acquired via a transmission line and supplied to the transmission line decoding processing unit 1102 .

In transmission path decoding processing section 1102, the signal from acquisition section 1101 is subjected to, for example, the same processing as that performed by receiving apparatus 12 as transmission path decoding processing, and the signal obtained as a result is used as an information source. It is supplied to the decoding processing unit 1103 .

The information source decoding processing unit 1103 performs information source decoding processing such as MPEG decoding on the signal from the transmission path decoding processing unit 1102, and outputs an image or sound obtained as a result.

The reception system of FIG. 166 as described above can be applied to, for example, a television tuner for receiving television broadcasting as digital broadcasting.

Note that the acquisition unit 1101, the transmission path decoding processing unit 1102, and the information source decoding processing unit 1103 are each configured as one independent device (hardware (IC (Integrated Circuit), etc.) or software module). It is possible to

In addition, regarding the acquisition unit 1101, the transmission channel decoding processing unit 1102, and the information source decoding processing unit 1103, a set of the acquisition unit 1101 and the transmission channel decoding processing unit 1102, or a set of the transmission channel decoding processing unit 1102 and the information source decoding processing It is possible to configure the set of the section 1103, the acquisition section 1101, the transmission path decoding processing section 1102, and the information source decoding processing section 1103 as one independent device.

FIG. 167 is a block diagram showing a second configuration example of a reception system to which the reception device 12 is applicable.

In the figure, parts corresponding to those in FIG. 166 are denoted by the same reference numerals, and description thereof will be omitted as appropriate.

The receiving system of FIG. 167 is common to the case of FIG. 166 in that it has an acquisition unit 1101, a transmission path decoding processing unit 1102, and an information source decoding processing unit 1103, and an output unit 1111 is newly provided. 166 is different from the case of FIG.

The output unit 1111 is, for example, a display device for displaying images or a speaker for outputting audio, and outputs images, audio, etc. as signals output from the information source decoding processing unit 1103 . That is, the output unit 1111 displays images or outputs audio.

The reception system of FIG. 167 as described above can be applied to, for example, a TV (television receiver) for receiving television broadcasting as digital broadcasting, a radio receiver for receiving radio broadcasting, and the like.

Note that when the signal acquired by the acquisition unit 1101 is not compression-encoded, the signal output by the transmission path decoding processing unit 1102 is supplied to the output unit 1111 .

FIG. 168 is a block diagram showing a third configuration example of a reception system to which the reception device 12 is applicable.

In the figure, parts corresponding to those in FIG. 166 are denoted by the same reference numerals, and description thereof will be omitted as appropriate.

The reception system in FIG. 168 is common to the case in FIG. 166 in that it has an acquisition section 1101 and a transmission path decoding processing section 1102.

However, the receiving system in FIG. 168 is different from the case in FIG. 166 in that the information source decoding processing section 1103 is not provided and the recording section 1121 is newly provided.

The recording unit 1121 records a signal (for example, a TS packet of MPEG TS) output by the transmission path decoding processing unit 1102 in a recording (storage) medium such as an optical disk, a hard disk (magnetic disk), or a flash memory. cause).

The receiving system of FIG. 168 as described above can be applied to a recorder or the like for recording television broadcasting.

In FIG. 168, the receiving system is configured by providing an information source decoding processing unit 1103. In the information source decoding processing unit 1103, the signal after the information source decoding processing is performed, that is, the image obtained by decoding and the Audio can be recorded by the recording unit 1121 .

<Computer Embodiment>

Next, the series of processes described above can be performed by either hardware or software. When a series of processes is performed by software, a program that constitutes the software is installed in a general-purpose computer or the like.

FIG. 169 shows a configuration example of an embodiment of a computer in which a program for executing the series of processes described above is installed.

The program can be recorded in advance in a hard disk 705 or ROM 703 as a recording medium built into the computer.

Alternatively, the program is temporarily or It can be permanently stored (recorded). Such a removable recording medium 711 can be provided as so-called package software.

In addition to installing the program on the computer from the removable recording medium 711 as described above, the program can be wirelessly transferred from the download site to the computer via an artificial satellite for digital satellite broadcasting, or downloaded via LAN (Local Area Network), The program can be transferred to a computer by wire via a network such as the Internet, and the computer can receive the transferred program in the communication section 708 and install it in the hard disk 705 incorporated therein.

The computer incorporates a CPU (Central Processing Unit) 702 . An input/output interface 710 is connected to the CPU 702 via a bus 701. The CPU 702 is operated by a user through the input/output interface 710 with an input unit 707 including a keyboard, mouse, microphone, and the like. When a command is input by equalizing, a program stored in ROM (Read Only Memory) 703 is executed according to the command. Alternatively, the CPU 702 can receive a program stored in the hard disk 705, a program transferred from a satellite or a network, received by the communication unit 708 and installed in the hard disk 705, or a removable recording medium 711 attached to the drive 709. The program read out and installed in the hard disk 705 is loaded into a RAM (Random Access Memory) 704 and executed. As a result, the CPU 702 performs the processing according to the above-described flowchart or the processing performed by the configuration of the above-described block diagram. Then, the CPU 702 outputs the processing result from an output unit 706 configured by an LCD (Liquid Crystal Display), a speaker, etc., or from a communication unit 708 via an input/output interface 710, for example, as necessary. It is transmitted, and furthermore, it is recorded in the hard disk 705 or the like.

Here, in this specification, the processing steps describing a program for causing a computer to perform various processes do not necessarily have to be processed in chronological order according to the order described as a flow chart, and can be performed in parallel or individually. It also includes the processing that is performed (eg, parallel processing or processing by objects).

Moreover, the program may be processed by one computer, or may be processed by a plurality of computers in a distributed manner. Furthermore, the program may be transferred to a remote computer and executed.

The embodiments of the present technology are not limited to the above-described embodiments, and various modifications are possible without departing from the gist of the present technology.

For example, the new LDPC code (the parity check matrix initial value table) and GW pattern described above can be used for satellite lines, terrestrial waves, cables (wired lines), and other communication channels 13 (FIG. 7). Furthermore, the new LDPC code and GW pattern can also be used for data transmission other than digital broadcasting.

Note that the effects described in this specification are merely examples and are not limited, and other effects may be provided.

11 transmitter, 12 receiver, 23 parity interleaver, 24 group-wise interleaver, 25 block interleaver, 54 block de-interleaver, 55 group-wise de-interleaver, 111 mode adaptation/multiplexer, 112 padder, 113 BB scrambler , 114 BCH encoder, 115 LDPC encoder, 116 bit interleaver, 117 mapper, 118 time interleaver, 119 SISO/MISO encoder, 120 frequency interleaver, 121 BCH encoder, 122 LDPC encoder, 123 mapper, 124 frequency interleaver, 131 Frame builder/resource allocation unit 132 OFDM generation unit 151 OFDM processing unit 152 Frame management unit 153 Frequency deinterleaver 154 Demapper 155 LDPC decoder 156 BCH decoder 161 Frequency deinterleaver 162 SISO/MISO decoder 163 time deinterleaver, 164 demapper, 165 bit deinterleaver, 166 LDPC decoder, 167 BCH decoder, 168 BB descrambler, 169 null removal unit, 170 demultiplexer, 300 branch data storage memory, 301 selector, 302 check node Calculation unit 303 Cyclic shift circuit 304 Branch data storage memory 305 Selector 306 Receive data memory 307 Variable node calculation unit 308 Cyclic shift circuit 309 Decode word calculation unit 310 Receive data rearrangement unit 311 decoded data rearrangement unit, 601 encoding processing unit, 602 storage unit, 611 coding rate setting unit, 612 initial value table reading unit, 613 parity check matrix generation unit, 614 information bit reading unit, 615 encoding parity calculation unit, 616 control unit, 701 bus, 702 CPU, 703 ROM, 704 RAM, 705 hard disk, 706 output section, 707 input section, 708 communication section, 709 drive, 710 input/output interface, 711, removable recording medium, 1001 reverse exchange section, 1002 memory, 1011 parity deinterleaver, 1101 Acquisition unit, 1101 transmission path decoding processing unit, 1103 information source decoding processing unit, 1111 output unit, 1121 recording unit

Claims (4)

An encoding step of performing LDPC encoding based on the check matrix of an LDPC code having a code length N of 69120 bits and a coding rate r of 11/16;
A group-wise interleaving step of performing group-wise interleaving for interleaving the LDPC code in units of 360-bit bit groups;
A mapping step of mapping the LDPC code to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits,
In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is defined as bit group
152, 87, 170, 33, 48, 95, 2, 184, 145, 51, 94, 164, 38, 90, 158, 70, 124, 128, 66, 111, 79, 42, 45, 141, 83, 73, 57, 119, 20, 67, 31, 179, 123, 183, 26, 188, 15, 163, 1, 133, 105, 72, 81, 153, 69, 182, 101, 180, 185, 190, 77, 6, 127, 138, 75, 59, 24, 175, 30, 186, 139, 56, 100, 176, 147, 189, 116, 131, 25, 5, 16, 117, 74, 50, 171, 114, 76, 44, 107, 135, 71, 181, 13, 43, 122, 78, 4, 58, 35, 63, 187, 98, 37, 169, 148, 7, 10, 49, 80, 161, 167, 28, 142, 46, 97, 92, 121, 112, 88, 102, 106, 173, 19, 27, 41, 172, 91, 191, 34, 118, 108, 136, 166, 155, 96, 3, 165, 103, 84, 109, 104, 53, 23, 0, 178, 17, 86, 9, 168, 134, 110, 18, 32, 146, 129, 159, 55, 154, 126, 40, 151, 174, 60, 52, 22, 149, 156, 113, 143, 11, 93, 62, 177, 64, 61, 160, 150, 65, 130, 82, 29, 115, 137, 36, 8, 157, 54, 89, 99, 120, 68, 21, 140, 14, 39, 132, 125, 12, 85, 162, 47, 144
interleaved alongside
The LDPC code includes information bits and parity bits,
The parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits,
The information matrix unit is represented by a parity check matrix initial value table,
The parity check matrix initial value table is a table representing the position of the element 1 of the information matrix part for every 360 columns,
983 2226 4091 5418 5824 6483 6914 8239 8364 10220 10322 15658 16928 17307 18061
1584 5655 6787 7213 7270 8585 8995 9294 9832 9982 11185 12221 12889 17573 19096
319 1077 1796 2421 6574 11763 13465 14527 15147 15218 16000 18284 20199 21095 21194
767 1018 3780 3826 4288 4855 7169 7431 9151 10097 10919 12050 13261 19816 20932
173 692 3552 5046 6523 6784 9542 10482 14658 14663 15168 16153 16410 17546 20989
2214 2286 2445 2856 3562 3615 3970 6065 7117 7989 8180 15971 20253 21312 21428
532 1361 1905 3577 5147 10409 11348 11660 15230 17283 18724 20190 20542 21159 21282
3242 5061 7587 7677 8614 8834 9130 9135 9331 13480 13544 14263 15438 20548 21174
1507 4159 4946 5215 5653 6385 7131 8049 10198 10499 12215 14105 16118 17016 21371
212 1856 1981 2056 6766 8123 10128 10957 11159 11237 12893 14064 17760 18933 19009
329 5552 5948 6484 10108 10127 10816 13210 14985 15110 15565 15969 17136 18504 20818
4753 5744 6511 7062 7355 8379 8817 13503 13650 14014 15393 15640 18127 18595 20426
1152 1707 4013 5932 8540 9077 11521 11923 11954 12529 13519 15641 16262 17874 19386
858 2355 2511 3125 5531 6472 8146 11423 11558 11760 13556 15194 20782 20988 21261
216 1722 2750 3809 6210 8233 9183 10734 11339 12321 12898 15902 17437 19085 21588
1560 1718 1757 2292 2349 3992 6943 7369 7806 10282 11373 13624 14608 17087 18011
1375 1640 2015 2539 2691 2967 4344 7125 9176 9435 12378 12520 12901 15704 18897
1703 2861 2986 3574 7208 8486 9412 9879 13027 13945 14873 15546 16516 18931 21070
309 1587 3118 5472 10035 13988 15019 15322 16373 17580 17728 18125 18872 19876 20457
984 991 1203 3159 4303 5734 8850 9626 12217 17227 17269 18695 18854 19580 19684
2429 6165 6828 7761 9761 9899 9942 10151 11198 11271 13184 14026 14560 18962 20570
876 1074 5177 5185 6415 6451 10856 11603 14590 14658 16293 17221 19273 19319 20447
557 607 2473 5002 6601 9876 10284 10809 13563 14849 15710 16798 17509 18927 21306
939 1271 3085 5054 5723 5959 7530 10912 13375 16696 18753 19673 20328 21068 21258
2802 3312 5015 6041 6943 7606 9375 12116 12868 12964 13374 13594 14978 16125 18621
3002 6512 6965 6967 8504 10777 11217 11931 12647 12686 12740 12900 12958 13870 17860
151 3874 4228 7837 10244 10589 14530 15323 16462 17711 18995 19363 19376 19540 20641
1249 2946 2959 3330 4264 7797 10652 11845 12987 15974 16536 17520 19851 20150 20172
4769 11033 14937
1431 2870 15158
9416 14905 20800
1708 9944 16952
1116 1179 20743
3665 8987 16223
655 11424 17411
42 2717 11613
2787 9015 15081
3718 7305 11822
18306 18499 18843
1208 4586 10578
9494 12676 13710
10580 15127 20614
4439 15646 19861
5255 12337 14649
2532 7552 10813
1591 7781 13020
7264 8634 17208
7462 10069 17710
1320 3382 6439
4057 9762 11401
1618 7604 19881
3858 16826 17768
6158 11759 19274
3767 11872 15137
2111 5563 16776
1888 15452 17925
2840 15375 16376
3695 11232 16970
10181 16329 17920
9743 13974 17724
29 16450 20509
2393 17877 19591
1827 15175 15366
3771 14716 18363
5585 14762 19813
7186 8104 12067
2554 12025 15873
2208 5739 6150
2816 12745 17143
9363 11582 17976
5834 8178 12517
3546 15667 19511
5211 10685 20833
3399 7774 16435
3767 4542 8775
4404 6349 19426
4812 11088 16761
5761 11289 17985
9989 11488 15986
10200 16710 20899
6970 12774 20558
1304 2495 3507
5236 7678 10437
4493 10472 19880
1883 14768 21100
352 18797 20570
1411 3221 4379
3304 11013 18382
14864 16951 18782
2887 15658 17633
7109 7383 19956
4293 12990 13934
9890 15206 15786
2987 5455 8787
5782 7137 15981
736 1961 10441
2728 11808 21305
4663 4693 13680
1965 3668 9025
818 10532 16332
7006 16717 21102
2955 15500 20140
8274 13451 19436
3604 13158 21154
5519 6531 9995
1629 17919 18532
15199 16690 16884
5177 5869 14843
5 5088 19940
16910 20686 21206
10662 11610 17578
3378 4579 12849
5947 19300 19762
2545 10686 12579
4568 10814 19032
677 18652 18992
190 11377 12987
4183 6801 20025
6944 8321 15868
3311 6049 14757
7155 11435 16353
4778 5674 15973
1889 3361 7563
467 5999 10103
7613 11096 19536
2244 4442 6000
9055 13516 15414
4831 6111 10744
3792 8258 15106
6990 9168 17589
7920 11548 20786
10533 14361 19577
is the transmission method. A coding unit that performs LDPC coding based on an LDPC code parity check matrix with a code length N of 69120 bits and a coding rate r of 11/16;
A group-wise interleaving unit that performs group-wise interleaving for interleaving the LDPC code in units of 360-bit bit groups;
A mapping unit that maps the LDPC code to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits,
In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is defined as bit group
152, 87, 170, 33, 48, 95, 2, 184, 145, 51, 94, 164, 38, 90, 158, 70, 124, 128, 66, 111, 79, 42, 45, 141, 83, 73, 57, 119, 20, 67, 31, 179, 123, 183, 26, 188, 15, 163, 1, 133, 105, 72, 81, 153, 69, 182, 101, 180, 185, 190, 77, 6, 127, 138, 75, 59, 24, 175, 30, 186, 139, 56, 100, 176, 147, 189, 116, 131, 25, 5, 16, 117, 74, 50, 171, 114, 76, 44, 107, 135, 71, 181, 13, 43, 122, 78, 4, 58, 35, 63, 187, 98, 37, 169, 148, 7, 10, 49, 80, 161, 167, 28, 142, 46, 97, 92, 121, 112, 88, 102, 106, 173, 19, 27, 41, 172, 91, 191, 34, 118, 108, 136, 166, 155, 96, 3, 165, 103, 84, 109, 104, 53, 23, 0, 178, 17, 86, 9, 168, 134, 110, 18, 32, 146, 129, 159, 55, 154, 126, 40, 151, 174, 60, 52, 22, 149, 156, 113, 143, 11, 93, 62, 177, 64, 61, 160, 150, 65, 130, 82, 29, 115, 137, 36, 8, 157, 54, 89, 99, 120, 68, 21, 140, 14, 39, 132, 125, 12, 85, 162, 47, 144
interleaved alongside
The LDPC code includes information bits and parity bits,
The parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits,
The information matrix unit is represented by a parity check matrix initial value table,
The parity check matrix initial value table is a table representing the position of the element 1 of the information matrix part for every 360 columns,
983 2226 4091 5418 5824 6483 6914 8239 8364 10220 10322 15658 16928 17307 18061
1584 5655 6787 7213 7270 8585 8995 9294 9832 9982 11185 12221 12889 17573 19096
319 1077 1796 2421 6574 11763 13465 14527 15147 15218 16000 18284 20199 21095 21194
767 1018 3780 3826 4288 4855 7169 7431 9151 10097 10919 12050 13261 19816 20932
173 692 3552 5046 6523 6784 9542 10482 14658 14663 15168 16153 16410 17546 20989
2214 2286 2445 2856 3562 3615 3970 6065 7117 7989 8180 15971 20253 21312 21428
532 1361 1905 3577 5147 10409 11348 11660 15230 17283 18724 20190 20542 21159 21282
3242 5061 7587 7677 8614 8834 9130 9135 9331 13480 13544 14263 15438 20548 21174
1507 4159 4946 5215 5653 6385 7131 8049 10198 10499 12215 14105 16118 17016 21371
212 1856 1981 2056 6766 8123 10128 10957 11159 11237 12893 14064 17760 18933 19009
329 5552 5948 6484 10108 10127 10816 13210 14985 15110 15565 15969 17136 18504 20818
4753 5744 6511 7062 7355 8379 8817 13503 13650 14014 15393 15640 18127 18595 20426
1152 1707 4013 5932 8540 9077 11521 11923 11954 12529 13519 15641 16262 17874 19386
858 2355 2511 3125 5531 6472 8146 11423 11558 11760 13556 15194 20782 20988 21261
216 1722 2750 3809 6210 8233 9183 10734 11339 12321 12898 15902 17437 19085 21588
1560 1718 1757 2292 2349 3992 6943 7369 7806 10282 11373 13624 14608 17087 18011
1375 1640 2015 2539 2691 2967 4344 7125 9176 9435 12378 12520 12901 15704 18897
1703 2861 2986 3574 7208 8486 9412 9879 13027 13945 14873 15546 16516 18931 21070
309 1587 3118 5472 10035 13988 15019 15322 16373 17580 17728 18125 18872 19876 20457
984 991 1203 3159 4303 5734 8850 9626 12217 17227 17269 18695 18854 19580 19684
2429 6165 6828 7761 9761 9899 9942 10151 11198 11271 13184 14026 14560 18962 20570
876 1074 5177 5185 6415 6451 10856 11603 14590 14658 16293 17221 19273 19319 20447
557 607 2473 5002 6601 9876 10284 10809 13563 14849 15710 16798 17509 18927 21306
939 1271 3085 5054 5723 5959 7530 10912 13375 16696 18753 19673 20328 21068 21258
2802 3312 5015 6041 6943 7606 9375 12116 12868 12964 13374 13594 14978 16125 18621
3002 6512 6965 6967 8504 10777 11217 11931 12647 12686 12740 12900 12958 13870 17860
151 3874 4228 7837 10244 10589 14530 15323 16462 17711 18995 19363 19376 19540 20641
1249 2946 2959 3330 4264 7797 10652 11845 12987 15974 16536 17520 19851 20150 20172
4769 11033 14937
1431 2870 15158
9416 14905 20800
1708 9944 16952
1116 1179 20743
3665 8987 16223
655 11424 17411
42 2717 11613
2787 9015 15081
3718 7305 11822
18306 18499 18843
1208 4586 10578
9494 12676 13710
10580 15127 20614
4439 15646 19861
5255 12337 14649
2532 7552 10813
1591 7781 13020
7264 8634 17208
7462 10069 17710
1320 3382 6439
4057 9762 11401
1618 7604 19881
3858 16826 17768
6158 11759 19274
3767 11872 15137
2111 5563 16776
1888 15452 17925
2840 15375 16376
3695 11232 16970
10181 16329 17920
9743 13974 17724
29 16450 20509
2393 17877 19591
1827 15175 15366
3771 14716 18363
5585 14762 19813
7186 8104 12067
2554 12025 15873
2208 5739 6150
2816 12745 17143
9363 11582 17976
5834 8178 12517
3546 15667 19511
5211 10685 20833
3399 7774 16435
3767 4542 8775
4404 6349 19426
4812 11088 16761
5761 11289 17985
9989 11488 15986
10200 16710 20899
6970 12774 20558
1304 2495 3507
5236 7678 10437
4493 10472 19880
1883 14768 21100
352 18797 20570
1411 3221 4379
3304 11013 18382
14864 16951 18782
2887 15658 17633
7109 7383 19956
4293 12990 13934
9890 15206 15786
2987 5455 8787
5782 7137 15981
736 1961 10441
2728 11808 21305
4663 4693 13680
1965 3668 9025
818 10532 16332
7006 16717 21102
2955 15500 20140
8274 13451 19436
3604 13158 21154
5519 6531 9995
1629 17919 18532
15199 16690 16884
5177 5869 14843
5 5088 19940
16910 20686 21206
10662 11610 17578
3378 4579 12849
5947 19300 19762
2545 10686 12579
4568 10814 19032
677 18652 18992
190 11377 12987
4183 6801 20025
6944 8321 15868
3311 6049 14757
7155 11435 16353
4778 5674 15973
1889 3361 7563
467 5999 10103
7613 11096 19536
2244 4442 6000
9055 13516 15414
4831 6111 10744
3792 8258 15106
6990 9168 17589
7920 11548 20786
10533 14361 19577
A receiving device comprising a group-wise deinterleaving unit that restores the sequence of the LDPC codes after group-wise interleaving, which is obtained from data transmitted from the transmitting device. A coding unit that performs LDPC coding based on an LDPC code parity check matrix with a code length N of 69120 bits and a coding rate r of 11/16;
A group-wise interleaving unit that performs group-wise interleaving for interleaving the LDPC code in units of 360-bit bit groups;
A mapping unit that maps the LDPC code to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits,
In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is defined as bit group
152, 87, 170, 33, 48, 95, 2, 184, 145, 51, 94, 164, 38, 90, 158, 70, 124, 128, 66, 111, 79, 42, 45, 141, 83, 73, 57, 119, 20, 67, 31, 179, 123, 183, 26, 188, 15, 163, 1, 133, 105, 72, 81, 153, 69, 182, 101, 180, 185, 190, 77, 6, 127, 138, 75, 59, 24, 175, 30, 186, 139, 56, 100, 176, 147, 189, 116, 131, 25, 5, 16, 117, 74, 50, 171, 114, 76, 44, 107, 135, 71, 181, 13, 43, 122, 78, 4, 58, 35, 63, 187, 98, 37, 169, 148, 7, 10, 49, 80, 161, 167, 28, 142, 46, 97, 92, 121, 112, 88, 102, 106, 173, 19, 27, 41, 172, 91, 191, 34, 118, 108, 136, 166, 155, 96, 3, 165, 103, 84, 109, 104, 53, 23, 0, 178, 17, 86, 9, 168, 134, 110, 18, 32, 146, 129, 159, 55, 154, 126, 40, 151, 174, 60, 52, 22, 149, 156, 113, 143, 11, 93, 62, 177, 64, 61, 160, 150, 65, 130, 82, 29, 115, 137, 36, 8, 157, 54, 89, 99, 120, 68, 21, 140, 14, 39, 132, 125, 12, 85, 162, 47, 144
interleaved alongside
The LDPC code includes information bits and parity bits,
The parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits,
The information matrix unit is represented by a parity check matrix initial value table,
The parity check matrix initial value table is a table representing the position of the element 1 of the information matrix part for every 360 columns,
983 2226 4091 5418 5824 6483 6914 8239 8364 10220 10322 15658 16928 17307 18061
1584 5655 6787 7213 7270 8585 8995 9294 9832 9982 11185 12221 12889 17573 19096
319 1077 1796 2421 6574 11763 13465 14527 15147 15218 16000 18284 20199 21095 21194
767 1018 3780 3826 4288 4855 7169 7431 9151 10097 10919 12050 13261 19816 20932
173 692 3552 5046 6523 6784 9542 10482 14658 14663 15168 16153 16410 17546 20989
2214 2286 2445 2856 3562 3615 3970 6065 7117 7989 8180 15971 20253 21312 21428
532 1361 1905 3577 5147 10409 11348 11660 15230 17283 18724 20190 20542 21159 21282
3242 5061 7587 7677 8614 8834 9130 9135 9331 13480 13544 14263 15438 20548 21174
1507 4159 4946 5215 5653 6385 7131 8049 10198 10499 12215 14105 16118 17016 21371
212 1856 1981 2056 6766 8123 10128 10957 11159 11237 12893 14064 17760 18933 19009
329 5552 5948 6484 10108 10127 10816 13210 14985 15110 15565 15969 17136 18504 20818
4753 5744 6511 7062 7355 8379 8817 13503 13650 14014 15393 15640 18127 18595 20426
1152 1707 4013 5932 8540 9077 11521 11923 11954 12529 13519 15641 16262 17874 19386
858 2355 2511 3125 5531 6472 8146 11423 11558 11760 13556 15194 20782 20988 21261
216 1722 2750 3809 6210 8233 9183 10734 11339 12321 12898 15902 17437 19085 21588
1560 1718 1757 2292 2349 3992 6943 7369 7806 10282 11373 13624 14608 17087 18011
1375 1640 2015 2539 2691 2967 4344 7125 9176 9435 12378 12520 12901 15704 18897
1703 2861 2986 3574 7208 8486 9412 9879 13027 13945 14873 15546 16516 18931 21070
309 1587 3118 5472 10035 13988 15019 15322 16373 17580 17728 18125 18872 19876 20457
984 991 1203 3159 4303 5734 8850 9626 12217 17227 17269 18695 18854 19580 19684
2429 6165 6828 7761 9761 9899 9942 10151 11198 11271 13184 14026 14560 18962 20570
876 1074 5177 5185 6415 6451 10856 11603 14590 14658 16293 17221 19273 19319 20447
557 607 2473 5002 6601 9876 10284 10809 13563 14849 15710 16798 17509 18927 21306
939 1271 3085 5054 5723 5959 7530 10912 13375 16696 18753 19673 20328 21068 21258
2802 3312 5015 6041 6943 7606 9375 12116 12868 12964 13374 13594 14978 16125 18621
3002 6512 6965 6967 8504 10777 11217 11931 12647 12686 12740 12900 12958 13870 17860
151 3874 4228 7837 10244 10589 14530 15323 16462 17711 18995 19363 19376 19540 20641
1249 2946 2959 3330 4264 7797 10652 11845 12987 15974 16536 17520 19851 20150 20172
4769 11033 14937
1431 2870 15158
9416 14905 20800
1708 9944 16952
1116 1179 20743
3665 8987 16223
655 11424 17411
42 2717 11613
2787 9015 15081
3718 7305 11822
18306 18499 18843
1208 4586 10578
9494 12676 13710
10580 15127 20614
4439 15646 19861
5255 12337 14649
2532 7552 10813
1591 7781 13020
7264 8634 17208
7462 10069 17710
1320 3382 6439
4057 9762 11401
1618 7604 19881
3858 16826 17768
6158 11759 19274
3767 11872 15137
2111 5563 16776
1888 15452 17925
2840 15375 16376
3695 11232 16970
10181 16329 17920
9743 13974 17724
29 16450 20509
2393 17877 19591
1827 15175 15366
3771 14716 18363
5585 14762 19813
7186 8104 12067
2554 12025 15873
2208 5739 6150
2816 12745 17143
9363 11582 17976
5834 8178 12517
3546 15667 19511
5211 10685 20833
3399 7774 16435
3767 4542 8775
4404 6349 19426
4812 11088 16761
5761 11289 17985
9989 11488 15986
10200 16710 20899
6970 12774 20558
1304 2495 3507
5236 7678 10437
4493 10472 19880
1883 14768 21100
352 18797 20570
1411 3221 4379
3304 11013 18382
14864 16951 18782
2887 15658 17633
7109 7383 19956
4293 12990 13934
9890 15206 15786
2987 5455 8787
5782 7137 15981
736 1961 10441
2728 11808 21305
4663 4693 13680
1965 3668 9025
818 10532 16332
7006 16717 21102
2955 15500 20140
8274 13451 19436
3604 13158 21154
5519 6531 9995
1629 17919 18532
15199 16690 16884
5177 5869 14843
5 5088 19940
16910 20686 21206
10662 11610 17578
3378 4579 12849
5947 19300 19762
2545 10686 12579
4568 10814 19032
677 18652 18992
190 11377 12987
4183 6801 20025
6944 8321 15868
3311 6049 14757
7155 11435 16353
4778 5674 15973
1889 3361 7563
467 5999 10103
7613 11096 19536
2244 4442 6000
9055 13516 15414
4831 6111 10744
3792 8258 15106
6990 9168 17589
7920 11548 20786
10533 14361 19577
is a transmitter. A coding unit that performs LDPC coding based on an LDPC code parity check matrix with a code length N of 69120 bits and a coding rate r of 11/16;
A group-wise interleaving unit that performs group-wise interleaving for interleaving the LDPC code in units of 360-bit bit groups;
A mapping unit that maps the LDPC code to one of 16 signal points of UC (Uniform Constellation) of 16QAM in units of 4 bits,
In the group-wise interleaving, the i+1-th bit group from the beginning of the LDPC code is defined as bit group i, and the sequence of bit groups 0 to 191 of the 69120-bit LDPC code is defined as bit group
152, 87, 170, 33, 48, 95, 2, 184, 145, 51, 94, 164, 38, 90, 158, 70, 124, 128, 66, 111, 79, 42, 45, 141, 83, 73, 57, 119, 20, 67, 31, 179, 123, 183, 26, 188, 15, 163, 1, 133, 105, 72, 81, 153, 69, 182, 101, 180, 185, 190, 77, 6, 127, 138, 75, 59, 24, 175, 30, 186, 139, 56, 100, 176, 147, 189, 116, 131, 25, 5, 16, 117, 74, 50, 171, 114, 76, 44, 107, 135, 71, 181, 13, 43, 122, 78, 4, 58, 35, 63, 187, 98, 37, 169, 148, 7, 10, 49, 80, 161, 167, 28, 142, 46, 97, 92, 121, 112, 88, 102, 106, 173, 19, 27, 41, 172, 91, 191, 34, 118, 108, 136, 166, 155, 96, 3, 165, 103, 84, 109, 104, 53, 23, 0, 178, 17, 86, 9, 168, 134, 110, 18, 32, 146, 129, 159, 55, 154, 126, 40, 151, 174, 60, 52, 22, 149, 156, 113, 143, 11, 93, 62, 177, 64, 61, 160, 150, 65, 130, 82, 29, 115, 137, 36, 8, 157, 54, 89, 99, 120, 68, 21, 140, 14, 39, 132, 125, 12, 85, 162, 47, 144
interleaved alongside
The LDPC code includes information bits and parity bits,
The parity check matrix includes an information matrix section corresponding to the information bits and a parity matrix section corresponding to the parity bits,
The information matrix unit is represented by a parity check matrix initial value table,
The parity check matrix initial value table is a table representing the position of the element 1 of the information matrix part for every 360 columns,
983 2226 4091 5418 5824 6483 6914 8239 8364 10220 10322 15658 16928 17307 18061
1584 5655 6787 7213 7270 8585 8995 9294 9832 9982 11185 12221 12889 17573 19096
319 1077 1796 2421 6574 11763 13465 14527 15147 15218 16000 18284 20199 21095 21194
767 1018 3780 3826 4288 4855 7169 7431 9151 10097 10919 12050 13261 19816 20932
173 692 3552 5046 6523 6784 9542 10482 14658 14663 15168 16153 16410 17546 20989
2214 2286 2445 2856 3562 3615 3970 6065 7117 7989 8180 15971 20253 21312 21428
532 1361 1905 3577 5147 10409 11348 11660 15230 17283 18724 20190 20542 21159 21282
3242 5061 7587 7677 8614 8834 9130 9135 9331 13480 13544 14263 15438 20548 21174
1507 4159 4946 5215 5653 6385 7131 8049 10198 10499 12215 14105 16118 17016 21371
212 1856 1981 2056 6766 8123 10128 10957 11159 11237 12893 14064 17760 18933 19009
329 5552 5948 6484 10108 10127 10816 13210 14985 15110 15565 15969 17136 18504 20818
4753 5744 6511 7062 7355 8379 8817 13503 13650 14014 15393 15640 18127 18595 20426
1152 1707 4013 5932 8540 9077 11521 11923 11954 12529 13519 15641 16262 17874 19386
858 2355 2511 3125 5531 6472 8146 11423 11558 11760 13556 15194 20782 20988 21261
216 1722 2750 3809 6210 8233 9183 10734 11339 12321 12898 15902 17437 19085 21588
1560 1718 1757 2292 2349 3992 6943 7369 7806 10282 11373 13624 14608 17087 18011
1375 1640 2015 2539 2691 2967 4344 7125 9176 9435 12378 12520 12901 15704 18897
1703 2861 2986 3574 7208 8486 9412 9879 13027 13945 14873 15546 16516 18931 21070
309 1587 3118 5472 10035 13988 15019 15322 16373 17580 17728 18125 18872 19876 20457
984 991 1203 3159 4303 5734 8850 9626 12217 17227 17269 18695 18854 19580 19684
2429 6165 6828 7761 9761 9899 9942 10151 11198 11271 13184 14026 14560 18962 20570
876 1074 5177 5185 6415 6451 10856 11603 14590 14658 16293 17221 19273 19319 20447
557 607 2473 5002 6601 9876 10284 10809 13563 14849 15710 16798 17509 18927 21306
939 1271 3085 5054 5723 5959 7530 10912 13375 16696 18753 19673 20328 21068 21258
2802 3312 5015 6041 6943 7606 9375 12116 12868 12964 13374 13594 14978 16125 18621
3002 6512 6965 6967 8504 10777 11217 11931 12647 12686 12740 12900 12958 13870 17860
151 3874 4228 7837 10244 10589 14530 15323 16462 17711 18995 19363 19376 19540 20641
1249 2946 2959 3330 4264 7797 10652 11845 12987 15974 16536 17520 19851 20150 20172
4769 11033 14937
1431 2870 15158
9416 14905 20800
1708 9944 16952
1116 1179 20743
3665 8987 16223
655 11424 17411
42 2717 11613
2787 9015 15081
3718 7305 11822
18306 18499 18843
1208 4586 10578
9494 12676 13710
10580 15127 20614
4439 15646 19861
5255 12337 14649
2532 7552 10813
1591 7781 13020
7264 8634 17208
7462 10069 17710
1320 3382 6439
4057 9762 11401
1618 7604 19881
3858 16826 17768
6158 11759 19274
3767 11872 15137
2111 5563 16776
1888 15452 17925
2840 15375 16376
3695 11232 16970
10181 16329 17920
9743 13974 17724
29 16450 20509
2393 17877 19591
1827 15175 15366
3771 14716 18363
5585 14762 19813
7186 8104 12067
2554 12025 15873
2208 5739 6150
2816 12745 17143
9363 11582 17976
5834 8178 12517
3546 15667 19511
5211 10685 20833
3399 7774 16435
3767 4542 8775
4404 6349 19426
4812 11088 16761
5761 11289 17985
9989 11488 15986
10200 16710 20899
6970 12774 20558
1304 2495 3507
5236 7678 10437
4493 10472 19880
1883 14768 21100
352 18797 20570
1411 3221 4379
3304 11013 18382
14864 16951 18782
2887 15658 17633
7109 7383 19956
4293 12990 13934
9890 15206 15786
2987 5455 8787
5782 7137 15981
736 1961 10441
2728 11808 21305
4663 4693 13680
1965 3668 9025
818 10532 16332
7006 16717 21102
2955 15500 20140
8274 13451 19436
3604 13158 21154
5519 6531 9995
1629 17919 18532
15199 16690 16884
5177 5869 14843
5 5088 19940
16910 20686 21206
10662 11610 17578
3378 4579 12849
5947 19300 19762
2545 10686 12579
4568 10814 19032
677 18652 18992
190 11377 12987
4183 6801 20025
6944 8321 15868
3311 6049 14757
7155 11435 16353
4778 5674 15973
1889 3361 7563
467 5999 10103
7613 11096 19536
2244 4442 6000
9055 13516 15414
4831 6111 10744
3792 8258 15106
6990 9168 17589
7920 11548 20786
10533 14361 19577
A receiving method comprising a group-wise deinterleaving step of restoring the sequence of the LDPC codes after group-wise interleaving, which is obtained from data transmitted from a transmitting device.

Images