JP6696480B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6696480B2 JP6696480B2 JP2017117217A JP2017117217A JP6696480B2 JP 6696480 B2 JP6696480 B2 JP 6696480B2 JP 2017117217 A JP2017117217 A JP 2017117217A JP 2017117217 A JP2017117217 A JP 2017117217A JP 6696480 B2 JP6696480 B2 JP 6696480B2
- Authority
- JP
- Japan
- Prior art keywords
- contact portion
- conductive member
- electrode
- sealing resin
- resin body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 118
- 229920005989 resin Polymers 0.000 claims description 120
- 239000011347 resin Substances 0.000 claims description 120
- 238000007789 sealing Methods 0.000 claims description 108
- 239000010408 film Substances 0.000 claims description 107
- 229910000679 solder Inorganic materials 0.000 claims description 86
- 239000002184 metal Substances 0.000 claims description 72
- 239000010409 thin film Substances 0.000 claims description 44
- 230000002093 peripheral effect Effects 0.000 claims description 41
- 239000000853 adhesive Substances 0.000 claims description 31
- 230000001070 adhesive effect Effects 0.000 claims description 31
- 239000000463 material Substances 0.000 claims description 27
- 239000000758 substrate Substances 0.000 claims description 15
- 239000011248 coating agent Substances 0.000 claims description 6
- 238000000576 coating method Methods 0.000 claims description 6
- 239000011800 void material Substances 0.000 description 37
- 238000007747 plating Methods 0.000 description 17
- 230000035882 stress Effects 0.000 description 12
- 238000007788 roughening Methods 0.000 description 10
- 239000010410 layer Substances 0.000 description 9
- 238000004088 simulation Methods 0.000 description 9
- 230000008646 thermal stress Effects 0.000 description 9
- 238000012986 modification Methods 0.000 description 6
- 230000004048 modification Effects 0.000 description 6
- 238000010008 shearing Methods 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 230000017525 heat dissipation Effects 0.000 description 5
- 238000005520 cutting process Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000001681 protective effect Effects 0.000 description 4
- 230000008018 melting Effects 0.000 description 3
- 238000002844 melting Methods 0.000 description 3
- 238000000465 moulding Methods 0.000 description 3
- 239000004033 plastic Substances 0.000 description 3
- 229920003023 plastic Polymers 0.000 description 3
- 238000007740 vapor deposition Methods 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000006073 displacement reaction Methods 0.000 description 2
- 230000001678 irradiating effect Effects 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 239000004952 Polyamide Substances 0.000 description 1
- 239000004962 Polyamide-imide Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005868 electrolysis reaction Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 229920002312 polyamide-imide Polymers 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
- 230000008016 vaporization Effects 0.000 description 1
- 238000009834 vaporization Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/40—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26122—Auxiliary members for layer connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/26145—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83447—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
金属基材(186)を含み、電極との対向面に、半導体チップの実装部(182)と、実装部を取り囲む周囲部(183)と、を有する導電部材(18)と、
電極と実装部との間に介在し、電極と導電部材とを接続するはんだ(16)と、
半導体チップ、金属部材の少なくとも対向面、及びはんだを一体的に封止する封止樹脂体(14)と、を備え、
導電部材が、周囲部として、実装部を取り囲むように設けられ、封止樹脂体が密着する密着部(184)と、実装部と密着部との間に設けられ、はんだが接続されず、密着部よりも封止樹脂体に対する密着性が低くされた非密着部(185)と、を有し、
密着部は、表面が連続して凹凸をなす粗化部であり、
導電部材が、金属基材の表面に形成された皮膜(187)を含み、
皮膜が、密着部の全域と、非密着部の少なくとも密着部側の部分と、に設けられ、
皮膜における凸部の高さは、密着部のほうが非密着部よりも高くされている。
厚み方向において、導電部材である第1導電部材との間に半導体チップを挟むように設けられ、第2電極と電気的に接続された第2導電部材(30)をさらに備え、
封止樹脂体が、第2導電部材における第1導電部材との対向面も一体的に封止しており、
第1導電部材が、周囲部として、密着部である第1密着部及び非密着部を有し、
第2導電部材が、第1導電部材との対向面に、封止樹脂体が密着する部分であり、厚み方向の平面視において非密着部の少なくとも一部と重なるように設けられた第2密着部(304)を有する。
先ず、図1〜図3に基づき、半導体装置の概略構成について説明する。
本実施形態は、先行実施形態を参照できる。このため、先行実施形態に示した半導体装置10と共通する部分についての説明は省略する。
本実施形態は、先行実施形態を参照できる。このため、先行実施形態に示した半導体装置10と共通する部分についての説明は省略する。
本実施形態は、先行実施形態を参照できる。このため、先行実施形態に示した半導体装置10と共通する部分についての説明は省略する。
Claims (14)
- 電極(121)を有する半導体チップ(12)と、
金属基材(186)を含み、前記電極との対向面に、前記半導体チップの実装部(182)と、前記実装部を取り囲む周囲部(183)と、を有する導電部材(18)と、
前記電極と前記実装部との間に介在し、前記電極と前記導電部材とを接続するはんだ(16)と、
前記半導体チップ、前記導電部材の少なくとも対向面、及び前記はんだを一体的に封止する封止樹脂体(14)と、を備え、
前記導電部材が、前記周囲部として、前記実装部を取り囲むように設けられ、前記封止樹脂体が密着する密着部(184)と、前記実装部と前記密着部との間に設けられ、前記はんだが接続されず、前記密着部よりも前記封止樹脂体に対する密着性が低くされた非密着部(185)と、を有し、
前記密着部は、表面が連続して凹凸をなす粗化部であり、
前記導電部材が、前記金属基材の表面に形成された皮膜(187)を含み、
前記皮膜が、前記密着部の全域と、前記非密着部の少なくとも前記密着部側の部分と、に設けられ、
前記皮膜における凸部の高さは、前記密着部のほうが前記非密着部よりも高くされている半導体装置。 - 電極(121)を有する半導体チップ(12)と、
金属基材(186)を含み、前記電極との対向面に、前記半導体チップの実装部(182)と、前記実装部を取り囲む周囲部(183)と、を有する導電部材(18)と、
前記電極と前記実装部との間に介在し、前記電極と前記導電部材とを接続するはんだ(16)と、
前記半導体チップ、前記導電部材の少なくとも対向面、及び前記はんだを一体的に封止する封止樹脂体(14)と、を備え、
前記導電部材が、前記周囲部として、前記実装部を取り囲むように設けられ、前記封止樹脂体が密着する密着部(184)と、前記実装部と前記密着部との間に設けられ、前記はんだが接続されず、前記密着部よりも前記封止樹脂体に対する密着性が低くされた非密着部(185)と、を有し、
前記密着部は、表面が連続して凹凸をなす粗化部であり、
前記導電部材が、前記金属基材の表面に形成された皮膜(187)を含み、
前記皮膜が、前記金属基材の表面に形成された金属薄膜(188)と、前記金属薄膜の主成分の金属と同じ金属の酸化物であり、表面が連続して凹凸をなす凹凸酸化膜(189)と、を有し、
前記凹凸酸化膜が、前記密着部の全域と、前記非密着部の少なくとも前記密着部側の部分と、に設けられている半導体装置。 - 前記凹凸酸化膜における凸部の高さは、前記密着部のほうが前記非密着部よりも高くされている請求項2に記載の半導体装置。
- 電極(121)を有する半導体チップ(12)と、
金属基材(186)を含み、前記電極との対向面に、前記半導体チップの実装部(182)と、前記実装部を取り囲む周囲部(183)と、を有する導電部材(18)と、
前記電極と前記実装部との間に介在し、前記電極と前記導電部材とを接続するはんだ(16)と、
前記半導体チップ、前記導電部材の少なくとも対向面、及び前記はんだを一体的に封止する封止樹脂体(14)と、を備え、
前記導電部材が、前記周囲部として、前記実装部を取り囲むように設けられ、前記封止樹脂体が密着する密着部(184)と、前記実装部と前記密着部との間に設けられ、前記はんだが接続されず、前記密着部よりも前記封止樹脂体に対する密着性が低くされた非密着部(185)と、を有し、
前記周囲部のうち、前記密着部のみに、前記封止樹脂体との密着性を高める樹脂層(191)が形成されている半導体装置。 - 前記半導体チップが、厚み方向の一面側に前記電極である第1電極を有するとともに、前記一面と反対の面側に第2電極(122)を有し、
前記厚み方向において、前記導電部材である第1導電部材との間に前記半導体チップを挟むように設けられ、前記第2電極と電気的に接続された第2導電部材(30)をさらに備え、
前記封止樹脂体が、前記第2導電部材における前記第1導電部材との対向面も一体的に封止しており、
前記第1導電部材が、前記周囲部として、前記密着部である第1密着部及び前記非密着部を有し、
前記第2導電部材が、前記第1導電部材との対向面に、前記封止樹脂体が密着する部分であり、前記厚み方向の平面視において前記非密着部の少なくとも一部と重なるように設けられた第2密着部(304)を有する請求項1〜4いずれか1項に記載の半導体装置。 - 電極(121)を有する半導体チップ(12)と、
金属基材(186)を含み、前記電極との対向面に、前記半導体チップの実装部(182)と、前記実装部を取り囲む周囲部(183)と、を有する導電部材(18)と、
前記電極と前記実装部との間に介在し、前記電極と前記導電部材とを接続するはんだ(16)と、
前記半導体チップ、前記導電部材の少なくとも対向面、及び前記はんだを一体的に封止する封止樹脂体(14)と、を備え、
前記導電部材が、前記周囲部として、前記実装部を取り囲むように設けられ、前記封止樹脂体が密着する密着部(184)と、前記実装部と前記密着部との間に設けられ、前記はんだが接続されず、前記密着部よりも前記封止樹脂体に対する密着性が低くされた非密着部(185)と、を有し、
前記半導体チップが、厚み方向の一面側に前記電極である第1電極を有するとともに、前記一面と反対の面側に第2電極(122)を有し、
前記厚み方向において、前記導電部材である第1導電部材との間に前記半導体チップを挟むように設けられ、前記第2電極と電気的に接続された第2導電部材(30)をさらに備え、
前記封止樹脂体が、前記第2導電部材における前記第1導電部材との対向面も一体的に封止しており、
前記第1導電部材が、前記周囲部として、前記密着部である第1密着部及び前記非密着部を有し、
前記第2導電部材が、前記第1導電部材との対向面に、前記封止樹脂体が密着する部分であり、前記厚み方向の平面視において前記非密着部の少なくとも一部と重なるように設けられた第2密着部(304)を有する半導体装置。 - 前記第1密着部は、表面が連続して凹凸をなす粗化部である請求項6に記載の半導体装置。
- 前記導電部材が、前記金属基材の表面に形成された皮膜(187)を含み、
前記皮膜が、前記金属基材の表面に形成された金属薄膜(188)と、前記金属薄膜の主成分の金属と同じ金属の酸化物であり、表面が連続して凹凸をなす凹凸酸化膜(189)と、を有し、
前記凹凸酸化膜が、前記第1密着部の全域と、前記非密着部の少なくとも前記密着部側の部分と、に設けられ、
前記凹凸酸化膜における凸部の高さは、前記第1密着部のほうが前記非密着部よりも高くされている請求項7に記載の半導体装置。 - 前記周囲部のうち、前記第1密着部のみに、前記封止樹脂体との密着性を高める樹脂層(191)が形成されている請求項6に記載の半導体装置。
- 前記第2密着部は、前記非密着部の全域と重なるように設けられている請求項5〜9いずれか1項に記載の半導体装置。
- 前記第2密着部は、前記実装部を取り囲む前記非密着部のうち、周方向の一部のみと重なるように設けられている請求項5〜9いずれか1項に記載の半導体装置。
- 前記第2密着部は、表面が連続して凹凸をなす粗化部である請求項5〜11いずれか1項に記載の半導体装置。
- 前記非密着部の幅が、0.2mm以上とされている請求項1〜12いずれか1項に記載の半導体装置。
- 前記非密着部の幅が、0.5mm以下とされている請求項1〜13いずれか1項に記載の半導体装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201880015263.6A CN110383464B (zh) | 2017-03-22 | 2018-02-05 | 半导体装置 |
PCT/JP2018/003734 WO2018173511A1 (ja) | 2017-03-22 | 2018-02-05 | 半導体装置 |
US16/527,543 US10943859B2 (en) | 2017-03-22 | 2019-07-31 | Semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017056316 | 2017-03-22 | ||
JP2017056316 | 2017-03-22 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2018160653A JP2018160653A (ja) | 2018-10-11 |
JP2018160653A5 JP2018160653A5 (ja) | 2019-03-14 |
JP6696480B2 true JP6696480B2 (ja) | 2020-05-20 |
Family
ID=63796723
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017117217A Active JP6696480B2 (ja) | 2017-03-22 | 2017-06-14 | 半導体装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10943859B2 (ja) |
JP (1) | JP6696480B2 (ja) |
CN (1) | CN110383464B (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6696480B2 (ja) | 2017-03-22 | 2020-05-20 | 株式会社デンソー | 半導体装置 |
JP6737221B2 (ja) * | 2017-04-11 | 2020-08-05 | 株式会社デンソー | 電動パワーステアリング制御装置および電子ユニット。 |
JP2020145271A (ja) * | 2019-03-05 | 2020-09-10 | トヨタ自動車株式会社 | 半導体装置 |
JP7120150B2 (ja) * | 2019-05-14 | 2022-08-17 | 株式会社デンソー | 半導体モジュール |
DE112021001570T5 (de) * | 2020-03-11 | 2022-12-22 | Rohm Co., Ltd. | Halbleiterbauteil |
JP2022125445A (ja) * | 2021-02-17 | 2022-08-29 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
JP7528867B2 (ja) | 2021-06-03 | 2024-08-06 | 株式会社デンソー | 半導体装置とその製造方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6703707B1 (en) | 1999-11-24 | 2004-03-09 | Denso Corporation | Semiconductor device having radiation structure |
JP2002231883A (ja) | 2001-01-31 | 2002-08-16 | Hitachi Ltd | パワー半導体モジュールおよびそれを用いた電力変換装置 |
JP2005311019A (ja) | 2004-04-21 | 2005-11-04 | Hitachi Ltd | 半導体パワーモジュール |
JP2008147266A (ja) * | 2006-12-07 | 2008-06-26 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP2011082305A (ja) * | 2009-10-06 | 2011-04-21 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
CN104603937B (zh) | 2012-09-07 | 2018-03-20 | 日立汽车系统株式会社 | 半导体装置及其制造方法 |
JP2016029676A (ja) * | 2012-12-19 | 2016-03-03 | 富士電機株式会社 | 半導体装置 |
JP5983700B2 (ja) * | 2013-12-09 | 2016-09-06 | 株式会社デンソー | 半導体装置およびその製造方法、複合成形体 |
JP6578900B2 (ja) * | 2014-12-10 | 2019-09-25 | 株式会社デンソー | 半導体装置及びその製造方法 |
JP2016143846A (ja) * | 2015-02-05 | 2016-08-08 | 三菱電機株式会社 | 半導体装置 |
JP6699742B2 (ja) * | 2016-09-20 | 2020-05-27 | 三菱電機株式会社 | 半導体装置 |
US11437333B2 (en) * | 2016-12-30 | 2022-09-06 | Texas Instruments Incorporated | Packaged semiconductor device with a reflow wall |
JP6696480B2 (ja) | 2017-03-22 | 2020-05-20 | 株式会社デンソー | 半導体装置 |
-
2017
- 2017-06-14 JP JP2017117217A patent/JP6696480B2/ja active Active
-
2018
- 2018-02-05 CN CN201880015263.6A patent/CN110383464B/zh active Active
-
2019
- 2019-07-31 US US16/527,543 patent/US10943859B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US10943859B2 (en) | 2021-03-09 |
CN110383464B (zh) | 2023-06-30 |
US20190355656A1 (en) | 2019-11-21 |
JP2018160653A (ja) | 2018-10-11 |
CN110383464A (zh) | 2019-10-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6696480B2 (ja) | 半導体装置 | |
WO2018173511A1 (ja) | 半導体装置 | |
JP6485398B2 (ja) | 電子装置及びその製造方法 | |
US11742256B2 (en) | Semiconductor device | |
JP6930495B2 (ja) | 半導体装置 | |
JP6686691B2 (ja) | 電子装置 | |
US10262953B2 (en) | Semiconductor device | |
JP6335619B2 (ja) | 配線基板及び半導体パッケージ | |
JP2012243890A (ja) | 半導体装置およびその製造方法 | |
US20170213777A1 (en) | Semiconductor device | |
JP5381753B2 (ja) | 半導体装置およびその製造方法 | |
CN108604579B (zh) | 电子装置及其制造方法 | |
JP2018085480A (ja) | 半導体装置およびその製造方法 | |
US10937767B2 (en) | Chip packaging method and device with packaged chips | |
JPH09129811A (ja) | 樹脂封止型半導体装置 | |
JP2016181607A (ja) | 半導体装置及びその製造方法 | |
JP6472568B2 (ja) | 半導体装置の製造方法 | |
JP2013110188A (ja) | 半導体装置及びその製造方法 | |
JP2013235948A (ja) | 半導体デバイス | |
JP2861984B2 (ja) | 半導体装置、および該半導体装置の製造方法 | |
JP2007027308A (ja) | 半導体装置 | |
JP2002134560A (ja) | 半導体装置 | |
JP2019186522A (ja) | チップホルダ付きリードフレーム構造 | |
TW201836176A (zh) | 覆晶式led導熱構造 | |
JPH04354342A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190130 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190130 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20200324 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20200406 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 6696480 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |