Nothing Special   »   [go: up one dir, main page]

JP5804203B2 - Semiconductor device and manufacturing method thereof - Google Patents

Semiconductor device and manufacturing method thereof Download PDF

Info

Publication number
JP5804203B2
JP5804203B2 JP2014524495A JP2014524495A JP5804203B2 JP 5804203 B2 JP5804203 B2 JP 5804203B2 JP 2014524495 A JP2014524495 A JP 2014524495A JP 2014524495 A JP2014524495 A JP 2014524495A JP 5804203 B2 JP5804203 B2 JP 5804203B2
Authority
JP
Japan
Prior art keywords
semiconductor device
layer
semiconductor element
resin
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014524495A
Other languages
Japanese (ja)
Other versions
JPWO2014009996A1 (en
Inventor
寺井　護
護 寺井
井高　志織
志織 井高
山本　圭
圭 山本
義幸 中木
義幸 中木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of JP5804203B2 publication Critical patent/JP5804203B2/en
Publication of JPWO2014009996A1 publication Critical patent/JPWO2014009996A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3736—Metallic materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165—Reinforcing structures
    • H01L2224/02166—Collar structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/03—Manufacturing methods
    • H01L2224/038—Post-treatment of the bonding area
    • H01L2224/0382—Applying permanent coating, e.g. in-situ coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1027—IV
    • H01L2924/10272—Silicon Carbide [SiC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12032—Schottky diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
  • Dicing (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Description

この発明は、電力制御に用いられるパワー半導体素子を有する半導体装置の製造方法に関する。The present invention relates to a method for manufacturing a semiconductor device having a power semiconductor element used for power control.

パワー半導体素子を用いた半導体装置は、半導体素子をエポキシ樹脂などの熱硬化性樹脂で封止したモールド封止型のものと、ゲル状樹脂で封止したゲル封止型のものが使用されている。特に、モールド封止型の半導体装置は小型で信頼性に優れており、取り扱いが容易であることから、空調機器の制御などに広く用いられている。また、近年は、モーター駆動を行う自動車の動力制御などにも使用されている。For semiconductor devices using power semiconductor elements, there are used a mold sealing type in which a semiconductor element is sealed with a thermosetting resin such as an epoxy resin, and a gel sealing type in which a semiconductor element is sealed with a gel resin. Yes. In particular, a mold-sealed semiconductor device is small and excellent in reliability, and is easy to handle. Therefore, it is widely used for controlling air-conditioning equipment. In recent years, it is also used for power control of automobiles driven by motors.

通常、半導体素子は、半導体結晶基板（以下、半導体基板）に多数個形成された半導体素子をダイシング工程で個片（チップ）に切り分けて作製される。数百Ｖを超える高電圧で用いられる半導体素子は、主電極となる上部電極パッドと金属フレーム側の間の絶縁を図るため、上部電極パッドの外周を囲むように樹脂材料からなる絶縁膜が形成される。しかし、ダイシング工程で用いられるダイシングブレードの目詰まりを防ぐため、絶縁層はダイシング領域には被覆されない。半導体素子は、金属フレームに接合後、配線され、熱硬化性樹脂で封止されて半導体装置が完成する。  Usually, a semiconductor element is produced by dividing a large number of semiconductor elements formed on a semiconductor crystal substrate (hereinafter referred to as a semiconductor substrate) into individual pieces (chips) in a dicing process. In semiconductor elements used at high voltages exceeding several hundred volts, an insulating film made of a resin material is formed so as to surround the outer periphery of the upper electrode pad in order to insulate between the upper electrode pad serving as the main electrode and the metal frame side. Is done. However, in order to prevent clogging of the dicing blade used in the dicing process, the insulating layer is not covered in the dicing area. The semiconductor element is bonded to the metal frame, wired, and sealed with a thermosetting resin to complete the semiconductor device.

上記半導体装置では、動作時に半導体素子が発熱することから、半導体素子と封止樹脂の間に熱応力が発生する。この熱応力は、半導体チップと封止用樹脂との熱膨張係数の差異のほか、封止樹脂の硬化収縮にも起因している。通常、半導体素子は四角形の半導体チップであり、四隅の端部に応力に最大の応力が生じることから、四隅の接着界面で剥離欠陥が発生するおそれがある。
従来の半導体装置においては、半導体チップの露出しているダイシング領域をシラン系樹脂膜で覆い、封止樹脂との接着力を向上させている（例えば、特許文献１参照）。In the semiconductor device, since the semiconductor element generates heat during operation, thermal stress is generated between the semiconductor element and the sealing resin. This thermal stress is caused not only by the difference in thermal expansion coefficient between the semiconductor chip and the sealing resin but also by the curing shrinkage of the sealing resin. Usually, the semiconductor element is a rectangular semiconductor chip, and the maximum stress is generated at the end portions of the four corners. Therefore, there is a possibility that a peeling defect may occur at the adhesion interface of the four corners.
In a conventional semiconductor device, a dicing region where a semiconductor chip is exposed is covered with a silane-based resin film to improve the adhesive force with a sealing resin (see, for example, Patent Document 1).

特開平２−３０８５５７号公報JP-A-2-308557

ＳｉＣ（炭化ケイ素）結晶を基板として作製したＳｉＣ半導体素子に関して検討を重ねた結果、ＳｉＣ結晶の表面においてはシラン系樹脂膜が形成されにくく、形成してもＳｉＣ半導体素子と封止樹脂との密着性向上の効果が低いことが見出された。これは、例えばＳｉＣ基板の表面ではＳｉに比べて酸化膜層が形成されにくく、シランカップリング剤と結合できるＯＨ基が表面に多く存在しないためと考えられる。
この発明は、上述のような課題を解決するためになされたもので、ＳｉＣ半導体素子においても、封止樹脂との接着力が高く、動作時の熱応力によって封止樹脂のクラックや剥離を起こしにくい半導体装置を得るものである。As a result of repeated studies on SiC semiconductor elements fabricated using SiC (silicon carbide) crystals as a substrate, a silane-based resin film is hardly formed on the surface of the SiC crystals, and even if formed, the adhesion between the SiC semiconductor elements and the sealing resin It was found that the effect of improving the property was low. This is presumably because, for example, the surface of the SiC substrate is less likely to form an oxide film layer than Si, and there are not many OH groups that can be bonded to the silane coupling agent on the surface.
The present invention has been made to solve the above-described problems. Even in an SiC semiconductor element, the adhesive strength to the sealing resin is high, and the sealing resin cracks or peels off due to thermal stress during operation. A difficult semiconductor device is obtained.

この発明に係る炭化珪素半導体装置の製造方法は、炭化ケイ素基板に複数形成された半導体素子にそれぞれ電極層を形成する工程と、前記電極層の外周部を被覆する絶縁層を形成する工程と、前記炭化ケイ素基板を、前記電極層および絶縁層を同一面上で隔てる前記炭化ケイ素基板の露出面領域内で切断して半導体素子を個片化する工程と、個片化された前記半導体素子の前記絶縁層の外周部の段差部と、前記絶縁層の外周端部における前記炭化ケイ素基板の露出面のみを被覆層で被覆する工程と、前記半導体素子の前記電極層と対向する面に接合材のみを介して接合された銅を主成分とする板状のヒートスプレッダを接続する工程と、前記電極層にリード部材を接続する工程と、前記被覆層で被覆された前記半導体素子を封止樹脂で封止する工程とを含むものである。 A method for manufacturing a silicon carbide semiconductor device according to the present invention includes a step of forming an electrode layer on each of a plurality of semiconductor elements formed on a silicon carbide substrate, a step of forming an insulating layer covering an outer periphery of the electrode layer, Cutting the silicon carbide substrate into an exposed surface region of the silicon carbide substrate that separates the electrode layer and the insulating layer on the same plane to separate the semiconductor element; and A step of covering only the exposed surface of the silicon carbide substrate at the step portion of the outer peripheral portion of the insulating layer and the outer peripheral end of the insulating layer with a covering layer; and a bonding material on the surface facing the electrode layer of the semiconductor element A step of connecting a plate-shaped heat spreader whose main component is copper bonded only through a step, a step of connecting a lead member to the electrode layer, and the semiconductor element covered with the coating layer with a sealing resin Seal It is intended to include a step.

動作時の熱応力による半導体素子を被覆する封止樹脂の剥離やクラック発生を抑制する事ができることから、半導体装置の信頼性が向上する。  Since it is possible to suppress peeling and cracking of the sealing resin covering the semiconductor element due to thermal stress during operation, the reliability of the semiconductor device is improved.

この発明の実施の形態１の半導体装置の構造例を示す断面図である。It is sectional drawing which shows the structural example of the semiconductor device of Embodiment 1 of this invention. この発明の実施の形態１の半導体素子部を形成した段階における半導体基板の拡大平面図である。1 is an enlarged plan view of a semiconductor substrate at a stage where a semiconductor element portion according to a first embodiment of the present invention is formed. この発明の実施の形態１の半導体素子部を形成した段階における半導体基板の拡大断面図である。It is an expanded sectional view of the semiconductor substrate in the stage which formed the semiconductor element part of Embodiment 1 of this invention. この発明の実施の形態１の半導体基板をダイシングした段階における半導体素子の拡大断面図である。It is an expanded sectional view of the semiconductor element in the stage which diced the semiconductor substrate of Embodiment 1 of this invention. この発明の実施の形態１の半導体素子の外周端部の拡大断面図である。It is an expanded sectional view of the outer periphery edge part of the semiconductor element of Embodiment 1 of this invention. この発明の実施の形態１の半導体素子の外周端部の拡大断面図である。It is an expanded sectional view of the outer periphery edge part of the semiconductor element of Embodiment 1 of this invention. この発明の実施の形態２の半導体素子の外周端部の拡大断面図である。It is an expanded sectional view of the outer periphery edge part of the semiconductor element of Embodiment 2 of this invention. この発明の実施の形態２の半導体素子の外周端部の拡大断面図である。It is an expanded sectional view of the outer periphery edge part of the semiconductor element of Embodiment 2 of this invention. この発明の実施例の半導体装置の構造を示す断面図である。It is sectional drawing which shows the structure of the semiconductor device of the Example of this invention.

実施の形態１．
図１は、本実施の形態１の半導体装置ＰＭの構造例を示す主要部断面図である。ＳｉＣからなる半導体基板Ｓには主電極１が形成されており、主電極１は外周端部が絶縁層２で被覆されている。半導体基板Ｓの外周端部上は被覆層７で被覆されている。通常の場合、半導体基板Ｓの最表面は全面がエピタキシャル成長層からなっており、主電極１はこのエピタキシャル層上に形成される。半導体基板Ｓ、主電極１、絶縁層２、被覆層７は半導体素子を構成している。被覆層７は、ポリイミド樹脂またはポリアミド樹脂を主成分としており、後述する封止樹脂に対する応力緩和を図るための層である。主電極１は、半導体素子の主電流を通電するための電極であり、制御用のゲート電極などとは区別される。半導体素子は半導体基板Ｓが接合材８を介して通電部材１０に固定され、主電極１はリード部材９が接合される。通電部材１０は、半導体基板Ｓの主電極１形成面と対向する面に配置される部材で、具体的には、銅を主成分とする材料からなるヒートスプレッダを兼ねた部材やリードフレームである。この半導体素子は、電力制御を行うためのパワー半導体素子であり、半導体基板Ｓの接合材８側に図示されていない裏面電極が形成される。半導体素子はフィラー粒子を含むエポキシ樹脂を主成分とする封止樹脂Ｒによって封止されることによって保護され、半導体装置ＰＭとして利用される。Embodiment 1 FIG.
FIG. 1 is a main part cross-sectional view showing a structural example of the semiconductor device PM according to the first embodiment. A main electrode 1 is formed on a semiconductor substrate S made of SiC, and the outer end of the main electrode 1 is covered with an insulating layer 2. The outer peripheral end of the semiconductor substrate S is covered with a covering layer 7. In the normal case, the entire outermost surface of the semiconductor substrate S is composed of an epitaxially grown layer, and the main electrode 1 is formed on this epitaxial layer. The semiconductor substrate S, the main electrode 1, the insulating layer 2, and the covering layer 7 constitute a semiconductor element. The coating layer 7 is mainly composed of a polyimide resin or a polyamide resin, and is a layer for relaxing stress on the sealing resin described later. The main electrode 1 is an electrode for passing a main current of the semiconductor element, and is distinguished from a control gate electrode and the like. In the semiconductor element, the semiconductor substrate S is fixed to the energizing member 10 via the bonding material 8, and the lead member 9 is bonded to the main electrode 1. The energization member 10 is a member disposed on the surface of the semiconductor substrate S that faces the surface on which the main electrode 1 is formed. This semiconductor element is a power semiconductor element for performing power control, and a back electrode (not shown) is formed on the bonding material 8 side of the semiconductor substrate S. The semiconductor element is protected by being sealed with a sealing resin R mainly composed of an epoxy resin containing filler particles, and is used as a semiconductor device PM.

図２は、複数の半導体素子に層状ないし膜状の主電極１を形成する工程を経た、炭化ケイ素からなる半導体基板Ｓの拡大平面図である。半導体ウエハに多数形成された半導体素子は、主電極１と、主電極１の外周部を被覆する絶縁層２を含むように画定される領域内に形成されている。各々の半導体素子間の主電極１および絶縁層２を隔てる領域は、ダイシング領域３となっており、この領域内で半導体基板Ｓの切断が行われる。ダイシング領域３には絶縁層２が形成されておらず、エピタキシャル層ないし半導体基板Ｓが露出した露出面領域となっている。
図３は、図２の線分ａｂを切断部とした、半導体素子を形成した半導体基板Ｓの断面を模式的に表した拡大断面図である。主電極１の外周端部４は、絶縁層２に覆われている。ダイシング領域３の幅Ｗは、概ね５０〜１５０μｍの範囲内で選択される。FIG. 2 is an enlarged plan view of the semiconductor substrate S made of silicon carbide after the step of forming the layered or film-shaped main electrode 1 on a plurality of semiconductor elements. A large number of semiconductor elements formed on a semiconductor wafer are formed in a region defined so as to include a main electrode 1 and an insulating layer 2 covering an outer peripheral portion of the main electrode 1. A region separating the main electrode 1 and the insulating layer 2 between the semiconductor elements is a dicing region 3, and the semiconductor substrate S is cut in this region. The insulating layer 2 is not formed in the dicing region 3, and is an exposed surface region where the epitaxial layer or the semiconductor substrate S is exposed.
FIG. 3 is an enlarged cross-sectional view schematically showing a cross section of the semiconductor substrate S on which the semiconductor element is formed, with the line segment ab of FIG. 2 as a cut portion. An outer peripheral end 4 of the main electrode 1 is covered with an insulating layer 2. The width W of the dicing region 3 is selected within a range of approximately 50 to 150 μm.

図４は、半導体基板Ｓを切断するダイシング工程を経た段階における、半導体素子外周端部の拡大断面図である。図３の全てのダイシング領域３でダイシングが行われた結果、ダイシングライン５で半導体素子が切り離されて個々の半導体素子に個片化される。ダイシングによって生じた切断面６は、切断の跡が残る場合がある。  FIG. 4 is an enlarged cross-sectional view of the outer peripheral end portion of the semiconductor element at a stage after a dicing process for cutting the semiconductor substrate S. As a result of dicing in all the dicing regions 3 in FIG. 3, the semiconductor elements are separated by the dicing line 5 and separated into individual semiconductor elements. The cut surface 6 produced by dicing may leave a cut mark.

各半導体素子は個片化された後、個別に動作試験を実施することが可能である。半導体素子は、絶縁層２を有していることから、実際に高電圧を印加して必要な耐電圧性能を満たしているかどうかの確認をすることが出来る。特性が基準を満たさない場合は、不良品となる。  After each semiconductor element is separated into individual pieces, it is possible to individually perform an operation test. Since the semiconductor element has the insulating layer 2, it is possible to confirm whether or not the required withstand voltage performance is satisfied by actually applying a high voltage. If the characteristics do not meet the criteria, it will be a defective product.

図５は、半導体素子の外周端部に被覆層７を形成した状態を示す拡大断面図である。被覆層７によって、半導体素子外周に残った半導体基板Ｓの露出面領域が被覆されている。被覆層７は、半導体素子の外周端部全体を被覆するもので、封止樹脂Ｒに対する応力緩和樹脂層である。
また、半導体素子上で最も熱応力の高くなる点は四隅であることから、多くの場合、剥離は四隅領域から発生して内側の領域に伝播していく。したがって、被覆領域が四隅近傍領域に限定されている場合でも、初期剥離の生じにくい半導体装置を実現することが可能である。被覆領域が限定されることで、塗布工程を簡略化して生産性を高めることができる。
なお、図５では２個の半導体素子が近接した状態で配置されている。これは、ダイシング前に半導体基板Ｓ裏面にダイシングテープを貼り付け、ブレードがダイシングテープを切断しないようにして、半導体素子がダイシングテープ上に残留した状態を想定している。ダイシングテープ上で固定された状態の半導体素子に被覆層７を形成すれば、取り扱いが容易となる。その他、ダイシングされた半導体素子を、フレームなどの部材に接合した状態で被覆層７を形成してもよい。FIG. 5 is an enlarged cross-sectional view showing a state in which the coating layer 7 is formed on the outer peripheral edge of the semiconductor element. The exposed surface region of the semiconductor substrate S remaining on the outer periphery of the semiconductor element is covered with the covering layer 7. The covering layer 7 covers the entire outer peripheral end of the semiconductor element, and is a stress relaxation resin layer for the sealing resin R.
In addition, since the points where the thermal stress is highest on the semiconductor element are the four corners, in many cases, peeling occurs from the four corner regions and propagates to the inner region. Therefore, even when the covering region is limited to the region near the four corners, it is possible to realize a semiconductor device in which initial peeling hardly occurs. By limiting the coating region, it is possible to simplify the coating process and increase productivity.
In FIG. 5, two semiconductor elements are arranged in close proximity. This assumes a state in which a dicing tape is attached to the back surface of the semiconductor substrate S before dicing, and the semiconductor element remains on the dicing tape so that the blade does not cut the dicing tape. If the coating layer 7 is formed on the semiconductor element fixed on the dicing tape, the handling becomes easy. In addition, the coating layer 7 may be formed in a state where the diced semiconductor element is bonded to a member such as a frame.

モールド封止型の半導体装置の製造工程は、まず、はんだ等の接合材を用いて、半導体素子を通電部材１０に接合する。通電部材１０は、金属製の部材であり、薄板状のリードフレームの他、ヒートスプレッダを兼ねた金属板でも良い。次に、半導体素子の上部電極パッドにリード部材を接続する。リード部材は、金属細線ワイヤ、金属リボン、金属薄板などからなる。接続方法は、金属細線ワイヤや金属リボンを超音波接合する方法と、金属薄板をはんだ等の接合材を介して接合する方法がある。各リード部材は、対応するリード端子部に接続されて半導体素子を含む回路を形成する。リード部材の接続後、封止樹脂Ｒによる封止（モールド）工程を経て半導体装置が作製される。封止工程は、トランスファーモールド法による加圧成型が適切であり、その他、液状の封止樹脂を流し込むポッティング法を用いても良い。  In the manufacturing process of the mold-sealed semiconductor device, first, the semiconductor element is bonded to the energizing member 10 using a bonding material such as solder. The energization member 10 is a metal member, and may be a metal plate that also serves as a heat spreader in addition to a thin lead frame. Next, a lead member is connected to the upper electrode pad of the semiconductor element. The lead member is made of a fine metal wire, a metal ribbon, a thin metal plate, or the like. As a connection method, there are a method of ultrasonically bonding a metal thin wire or a metal ribbon, and a method of bonding a metal thin plate via a bonding material such as solder. Each lead member is connected to a corresponding lead terminal portion to form a circuit including a semiconductor element. After the lead member is connected, a semiconductor device is manufactured through a sealing (molding) process using the sealing resin R. For the sealing step, pressure molding by a transfer molding method is appropriate. In addition, a potting method in which a liquid sealing resin is poured may be used.

上記のダイシング工程では、ダイヤモンド粉末を金属で固めた刃（ブレード）を高速回転させて機械的に切断するブレードダイシング法や、レーザ光を照射して溶融、アブレーション、熱割断、多結晶化などの現象を用いて切断するレーザダイシング法が用いられる。
ダイシング領域３に、樹脂から成る絶縁層２が被覆されていると、ブレードダイシング法ではブレードの目詰まりを生じるおそれがある。ブレードに目詰まりを生じると、切断時にチッピングと呼ばれる不具合が起こりやすく、生産性が著しく低下する問題がある。硬度の高いＳｉＣ基板の切断においては、砥粒密度の高いブレードを用いる必要があり、Ｓｉ（シリコン）の基板を切断する場合と比較すると目詰まりを生じやすい。
また、多結晶化を行うレーザダイシング法においては、ダイシング領域３上の絶縁層２はレーザ集光の妨げとなる。本実施の形態１では、ダイシング領域３に絶縁層２が存在しないことから、ダイシング工程を円滑に進めることが出来る。In the above-mentioned dicing process, a blade dicing method in which diamond powder is solidified with a metal (blade) is rotated at high speed and mechanically cut, or laser irradiation is used to melt, ablate, heat cleave, polycrystallize, etc. A laser dicing method that cuts using a phenomenon is used.
If the dicing region 3 is covered with the insulating layer 2 made of resin, the blade dicing method may cause clogging of the blade. When the blade is clogged, a problem called chipping is likely to occur at the time of cutting, and there is a problem that the productivity is remarkably lowered. In cutting a SiC substrate having high hardness, it is necessary to use a blade having a high abrasive density, and clogging is likely to occur as compared with the case of cutting a Si (silicon) substrate.
Further, in the laser dicing method in which polycrystallization is performed, the insulating layer 2 on the dicing region 3 hinders laser focusing. In the first embodiment, since the insulating layer 2 does not exist in the dicing region 3, the dicing process can proceed smoothly.

ダイシング領域３は、ダイシング工程における公差を考慮して、ダイシングライン５より広く設けられることから、半導体素子の絶縁層２の外周側には半導体基板が露出した領域が残る。したがって、その状態で樹脂封止を行うと、半導体表面と樹脂が直接コンタクトする界面が生じる。ＳｉＣやＧａＮ（窒化ガリウム）といった半導体は、熱膨張係数がエポキシ樹脂などの封止用樹脂と大きく異なっており、接着界面の熱応力が大きい。したがって、動作時の高温状態と、非動作時の低温状態を交互に繰り返すことにより、接着界面が徐々に破壊される。半導体基板Ｓの端部において熱応力が最大となることから、通常は端部で最初の剥離が発生し、繰り返し熱応力が加わるごとに、剥離位置から次第に応力集中箇所が移動して剥離が進行する。  Since the dicing region 3 is provided wider than the dicing line 5 in consideration of tolerances in the dicing process, a region where the semiconductor substrate is exposed remains on the outer peripheral side of the insulating layer 2 of the semiconductor element. Therefore, when resin sealing is performed in this state, an interface is formed in which the semiconductor surface and the resin are in direct contact. A semiconductor such as SiC or GaN (gallium nitride) has a thermal expansion coefficient that is significantly different from that of a sealing resin such as an epoxy resin, and has a large thermal stress at the bonding interface. Therefore, the adhesive interface is gradually destroyed by alternately repeating the high temperature state during operation and the low temperature state during non-operation. Since the thermal stress is maximized at the edge of the semiconductor substrate S, the first peeling usually occurs at the edge, and each time repeated thermal stress is applied, the stress concentration point gradually moves from the peeling position, and the peeling progresses. To do.

さらに、温度サイクル試験による実験の結果、半導体基板がＳｉとＳｉＣの場合を比較すると、基板端部のコーティングが無い状態では、ＳｉＣ基板はＳｉ基板の数倍の速度で剥離が進行することが明らかとなった。これは、Ｓｉ基板の場合は、Ｓｉ表面に自然酸化膜を生じやすいのに対し、ＳｉＣの表面ではほとんど生じないことから、エポキシ樹脂とＳｉＣの接着強度が低いためと考えられる。
また、ＳｉＣやＧａＮを半導体基板Ｓとするパワー半導体素子は、１５０℃を超える高温になっても動作可能であり、樹脂封止したモジュールにおいても２００℃近い高温状態での動作が求められる。しかし、より高い温度での動作は温度変化幅が大きくなるため、熱応力が大きくなって、封止樹脂との接着面における剥離の問題が顕著となる。そのため、半導体素子外周部の界面で、封止樹脂のマイクロクラックや剥離が少ない動作回数で発生し、半導体チップの配線変形や破損を生じてしまう現象が見られた。Furthermore, as a result of the experiment by the temperature cycle test, when the semiconductor substrate is compared with the case of Si and SiC, it is clear that the peeling of the SiC substrate proceeds at a speed several times that of the Si substrate in the state where there is no coating at the edge of the substrate. It became. This is presumably because, in the case of the Si substrate, a natural oxide film is likely to be formed on the Si surface, whereas it hardly occurs on the SiC surface, so that the adhesive strength between the epoxy resin and SiC is low.
In addition, a power semiconductor element using SiC or GaN as a semiconductor substrate S can operate even at a high temperature exceeding 150 ° C., and a resin-sealed module is required to operate at a high temperature near 200 ° C. However, since the temperature change width increases in the operation at a higher temperature, the thermal stress increases, and the problem of peeling on the adhesive surface with the sealing resin becomes significant. For this reason, a phenomenon in which micro cracks or peeling of the sealing resin occurs at the number of operations at the interface of the outer periphery of the semiconductor element and the semiconductor chip is deformed or damaged is observed.

本実施の形態は、ＳｉＣ基板においてＳｉＣの露出している基板外周部に、ポリイミド系樹脂又はポリアミド系樹脂の被覆層７を塗布し、ＳｉＣの露出部を被覆したものである。その結果、封止後の基板端部は、ＳｉＣと被覆層の界面、および被覆層と封止樹脂の界面となる。この構成を用いたところ、ＳｉＣと封止樹脂が直接に接着した界面と比べて、大幅な剥離速度（剥離進展長さ／サイクル数）の低減が見られた。被覆層７の形成は、静電塗布方式やディスペンス方式、インクジェット方式等の方法を用いることができる。塗布の際、主電極側を下に向けて、噴射ノズルを半導体基板Ｓの下方に配置し、樹脂を下から吹き付けると、樹脂の重力によって半導体基板Ｓ端部の厚みをやや厚めに確保することができる。また、半導体素子の四隅に限定して塗布することで、スループットを高めることができる。
なお、被覆層７を形成前の半導体素子を通電部材１０に接合し、リード部材を接続してから被覆層７を形成する工程順序を用いると、リード部材に重なる領域の被覆層形成が困難になる。たとえば、液状の樹脂材料を用いて、吹き付けやディッピングて塗布する場合、被覆層７の厚みを最適な範囲に制御したり、厚みや品質を均一にしたりすることが難しくなる。厚みのばらつきは、信頼性のばらつきに直結することから、工業的には適切な方法とは言えない。In the present embodiment, a coating layer 7 of polyimide resin or polyamide resin is applied to the outer peripheral portion of the SiC substrate where SiC is exposed, and the exposed portion of SiC is covered. As a result, the substrate end after sealing becomes the interface between SiC and the coating layer, and the interface between the coating layer and the sealing resin. When this configuration was used, a significant reduction in the peeling rate (peeling progress length / number of cycles) was observed as compared with the interface where SiC and the sealing resin were directly bonded. The coating layer 7 can be formed by a method such as an electrostatic coating method, a dispensing method, or an ink jet method. When applying, when the spray nozzle is placed below the semiconductor substrate S with the main electrode side facing down and the resin is sprayed from below, the end of the semiconductor substrate S is secured slightly thicker due to the gravity of the resin. Can do. Further, throughput can be increased by applying the coating only to the four corners of the semiconductor element.
In addition, if the process sequence in which the semiconductor element before forming the coating layer 7 is joined to the energizing member 10 and the lead member is connected and then the coating layer 7 is formed is used, it is difficult to form the coating layer in the region overlapping the lead member Become. For example, when applying by spraying or dipping using a liquid resin material, it is difficult to control the thickness of the coating layer 7 to an optimum range or to make the thickness and quality uniform. Since variations in thickness are directly related to variations in reliability, it is not an industrially appropriate method.

絶縁層２の材料に関しても、通常はポリイミド系樹脂又はポリアミド系樹脂が好適であり、絶縁層２と被覆層７を同種の材料で形成してもよい。この場合、被覆層７に、絶縁層２と比べて固形分含有率の高い樹脂を用いることができる。高い固形分含有率の液状塗料を用いることにより、半導体素子外周端における膜厚が薄くなり過ぎるのを防ぐことができる。たとえば、外周端から連続的に厚くなる被覆層において、外周端から３０μｍの位置で８μｍ以上の膜厚を確保することにより、封止樹脂の剥離進行を効果的に抑制することができる。  Regarding the material of the insulating layer 2, polyimide resin or polyamide resin is usually suitable, and the insulating layer 2 and the coating layer 7 may be formed of the same kind of material. In this case, a resin having a higher solid content than the insulating layer 2 can be used for the covering layer 7. By using a liquid coating material having a high solid content, it is possible to prevent the film thickness at the outer peripheral edge of the semiconductor element from becoming too thin. For example, in the coating layer that is continuously thickened from the outer peripheral end, the progress of peeling of the sealing resin can be effectively suppressed by securing a film thickness of 8 μm or more at a position 30 μm from the outer peripheral end.

なお、被覆層７の形成位置は、図５の態様のものに限定されるわけではない。図６は、実施の形態１の半導体素子の外周端部を示す拡大断面図であり、被覆層７の被覆領域が絶縁層２の上側にも及んでいるものである。絶縁層２と被覆層７の材料は同一でなくとも、樹脂の熱膨張係数の差は小さく、剥離が進展する可能性は低い。したがって、図６の半導体素子を用いた半導体装置は、図５の態様の半導体装置とほぼ同様の作用効果を奏することができる。  In addition, the formation position of the coating layer 7 is not necessarily limited to the thing of the aspect of FIG. FIG. 6 is an enlarged cross-sectional view showing the outer peripheral end portion of the semiconductor element of the first embodiment, in which the coating region of the coating layer 7 extends to the upper side of the insulating layer 2. Even if the materials of the insulating layer 2 and the covering layer 7 are not the same, the difference in the thermal expansion coefficient of the resin is small, and the possibility of delamination is low. Therefore, the semiconductor device using the semiconductor element of FIG. 6 can achieve substantially the same operation and effect as the semiconductor device of the embodiment of FIG.

実施の形態１によれば、ＳｉＣ等の半導体基板Ｓとしたパワー半導体素子においても、高電圧を用いた個体試験と、生産性の高いダイシング工程を用いながら、封止樹脂の接着力が高い、繰り返し動作に対する信頼性の優れた半導体装置を得ることが出来る。また、被覆層７に絶縁性の高いポリイミド樹脂等を適用することにより、半導体素子の絶縁特性が向上する。  According to the first embodiment, even in a power semiconductor element that is a semiconductor substrate S such as SiC, the adhesive strength of the sealing resin is high while using an individual test using a high voltage and a highly productive dicing process. A semiconductor device having excellent reliability with respect to repeated operations can be obtained. Further, by applying a highly insulating polyimide resin or the like to the covering layer 7, the insulating characteristics of the semiconductor element are improved.

前述の通り、半導体装置の作製順序は、被覆層７を形成後に、半導体素子の通電部材１０への接合とリード部材９の配線を行えば良い。通電部材１０に接合後、被覆層７の形成を行うには、通電部材１０を含む素子以外の部材に被覆層７の絶縁性材料が付着することを防止する措置が必要となる。
また、リード部材９を接合後に被覆層７を塗布するのは、リード部材９の影となる部分への塗布が難しくなるため、適切な方法とは言えない。As described above, the semiconductor device may be manufactured by bonding the semiconductor element to the current-carrying member 10 and wiring the lead member 9 after forming the covering layer 7. In order to form the coating layer 7 after bonding to the current-carrying member 10, it is necessary to take measures to prevent the insulating material of the coating layer 7 from adhering to members other than the element including the current-carrying member 10.
Moreover, it is difficult to apply the coating layer 7 after joining the lead member 9 because it is difficult to apply the coating to the shadowed portion of the lead member 9.

なお、特許文献１には、応力集中部を分散して発生応力を下げる目的で四隅を斜めに削り落として傾斜面を形成した半導体チップが開示されている。しかしながら、ＳｉＣは非常に硬く（モース硬度１３）、チップ端部の傾斜面加工は容易でない。また、加工時にチップ欠けを生じて信頼性が低下する可能性もあり、工業的に利用することは困難な方法である。したがって、封止樹脂と半導体素子の剥離を抑制するには、本発明の被覆層７を用いることが適切な解決策となる。
実施の形態２．
図７は、実施の形態２の半導体素子の外周端部を示す拡大断面図であり、被覆層７の被覆領域が切断面６にも及んでいるものである。半導体基板Ｓは、チップサイズが小さいものでも３ｍｍ角の正方形であり、厚みは１００μｍ〜４００μｍ程度であることから、相対的に厚み方向に生じる熱応力は小さい。したがって、本実施の形態２の被覆層７は、半導体基板Ｓとの接着界面で初期剥離が生じにくく、温度変化に対する信頼性の高い半導体装置を実現することができる。
また、半導体基板Ｓの裏面から主電極１までの沿面距離が長くなるため、絶縁耐圧の高い半導体装置を得ることができる。なお、絶縁層２により、半導体素子の耐電圧が確保されていることから、個片化された半導体素子の高電圧条件における動作試験を実施可能であることは言うまでもない。Patent Document 1 discloses a semiconductor chip in which inclined surfaces are formed by obliquely cutting off four corners for the purpose of dispersing stress concentration portions and reducing generated stress. However, SiC is very hard (Mohs's hardness 13), and it is not easy to process the inclined surface of the chip end. In addition, there is a possibility that chip chipping may occur during processing and reliability may be lowered, and it is difficult to use industrially. Therefore, in order to suppress peeling of the sealing resin and the semiconductor element, it is an appropriate solution to use the coating layer 7 of the present invention.
Embodiment 2. FIG.
FIG. 7 is an enlarged cross-sectional view showing the outer peripheral end portion of the semiconductor element of the second embodiment, and the covering region of the covering layer 7 extends to the cut surface 6. Since the semiconductor substrate S is a 3 mm square, even if the chip size is small, and the thickness is about 100 μm to 400 μm, the thermal stress generated in the thickness direction is relatively small. Therefore, the coating layer 7 of the second embodiment is less likely to cause initial peeling at the adhesive interface with the semiconductor substrate S, and can realize a highly reliable semiconductor device with respect to temperature changes.
In addition, since the creeping distance from the back surface of the semiconductor substrate S to the main electrode 1 becomes long, a semiconductor device with high withstand voltage can be obtained. In addition, since the withstand voltage of the semiconductor element is ensured by the insulating layer 2, it goes without saying that the operation test of the separated semiconductor element under a high voltage condition can be performed.

図８は、実施の形態２の半導体素子の外周端部を示す拡大断面図であり、被覆層７の被覆領域が切断面６の全体に及んでいるものである。半導体基板Ｓを適切な平板台座もしくは粘着シートに載せて被覆層７を形成することにより、半導体基板Ｓの裏面側に被覆層７が回りこむのを防ぐことができる。被覆層７が切断面６の全体を被覆することにより、切断面６によるアンカー効果が大きくなることから、温度変化に対する信頼性の高い半導体装置を実現することができる。  FIG. 8 is an enlarged cross-sectional view showing the outer peripheral end portion of the semiconductor element of the second embodiment, in which the covering region of the covering layer 7 extends over the entire cut surface 6. By forming the coating layer 7 by placing the semiconductor substrate S on a suitable flat plate base or adhesive sheet, the coating layer 7 can be prevented from wrapping around the back surface side of the semiconductor substrate S. Since the covering layer 7 covers the entire cut surface 6, the anchor effect by the cut surface 6 is increased, so that a highly reliable semiconductor device with respect to temperature change can be realized.

図９は、本発明の実施例に係る半導体装置ＰＭ１の構造を示す断面図である。半導体装置ＰＭ１は、第１半導体素子Ｄ１と、第２半導体素子Ｄ２が並列に接続されたパワーモジュールであり、基本的な構成は図１に示すものと同様である。第１半導体素子Ｄ１と第２半導体素子Ｄ２はそれぞれ主電極、絶縁層、被覆層を備え、はんだまたは焼結性金属微粒子等の接合材で通電部材となるヒートスプレッダ１１０に接合されている。さらに、外部回路との端子部材を兼ねたリードフレーム１１２を備えており、半導体素子Ｄ１、Ｄ２には、リード部材としてアルミニウムからなるワイヤ１０９が超音波接合で接続されている。また、ワイヤ１０９の一端は、リードフレーム１１２に接続されている。半導体装置ＰＭ１は、リードフレーム１１２の外部端子部を残して、全体がエポキシ樹脂等の封止樹脂Ｒ１で封止されている。封止工程では、トランスファモールド成形により、ワイヤ１０９の配線を完了した半導体素子のアセンブリ全体を封止する。ヒートスプレッダ１１０には、絶縁シート１１１が貼り付けられて、半導体装置ＰＭ１の絶縁性を確保している。絶縁シート１１１は、金属箔と絶縁層の二層構造であってもよい。その場合、絶縁層側がヒートスプレッダ１１０への接着層となる。  FIG. 9 is a cross-sectional view showing the structure of the semiconductor device PM1 according to the embodiment of the present invention. The semiconductor device PM1 is a power module in which a first semiconductor element D1 and a second semiconductor element D2 are connected in parallel, and the basic configuration is the same as that shown in FIG. Each of the first semiconductor element D1 and the second semiconductor element D2 includes a main electrode, an insulating layer, and a coating layer, and is bonded to a heat spreader 110 serving as a current-carrying member with a bonding material such as solder or sinterable metal fine particles. Furthermore, a lead frame 112 serving also as a terminal member for an external circuit is provided, and a wire 109 made of aluminum as a lead member is connected to the semiconductor elements D1 and D2 by ultrasonic bonding. One end of the wire 109 is connected to the lead frame 112. The semiconductor device PM1 is entirely sealed with a sealing resin R1 such as an epoxy resin, leaving the external terminal portion of the lead frame 112. In the sealing step, the entire assembly of the semiconductor elements that has completed the wiring of the wire 109 is sealed by transfer molding. An insulating sheet 111 is affixed to the heat spreader 110 to ensure insulation of the semiconductor device PM1. The insulating sheet 111 may have a two-layer structure of a metal foil and an insulating layer. In that case, the insulating layer side becomes an adhesive layer to the heat spreader 110.

実装された半導体素子Ｄ１、Ｄ２は、例えば、ＩＧＢＴ（Ｉｎｓｕｌａｔｅｄ Ｇａｔｅ Ｂｉｐｏｌａｒ Ｔｒａｎｓｉｓｔｏｒ)やＭＯＳＦＥＴ（Ｍｅｔａｌ Ｏｘｉｄｅ Ｓｅｍｉｃｏｎｄｕｃｔｏｒ Ｆｉｅｌｄ Ｅｆｆｅｃｔ Ｔｒａｎｓｉｓｔｏｒ）といったスイッチング素子や、ショットキーバリアダイオードなどの整流素子である。スイッチング素子は、上面の主電極と並んで制御電極が配置されており、図示されていない制御電極用のリード部材が接続される。ＭＯＳＦＥＴの場合、主電極となるソース電極や制御電極となるゲート電極が形成されている。それらの電極は、ワイヤのような配線部材によって他の素子やリードフレーム１１２等の端子部材と接続されてモジュール内の回路およびモジュール外部との給電経路が形成される。ワイヤ等のリード部材には、アルミニウムのほか、導電性の高い銅や銀を主成分とする部材が好適である。半導体素子Ｄ１、Ｄ２は、上面側の主電極とヒートスプレッダ１１０側とを絶縁するために形成された絶縁層と、半導体素子をダイシング後にエピタキシャル層上に形成された被覆層とを有している。  The mounted semiconductor elements D1 and D2 are switching elements such as IGBTs (Insulated Gate Bipolar Transistors) and MOSFETs (Metal Oxide Semiconductor Field Effect Transistors), and rectifying elements such as Schottky barrier diodes. In the switching element, a control electrode is arranged along with the main electrode on the upper surface, and a lead member for a control electrode (not shown) is connected. In the case of a MOSFET, a source electrode serving as a main electrode and a gate electrode serving as a control electrode are formed. These electrodes are connected to other elements and terminal members such as the lead frame 112 by a wiring member such as a wire to form a circuit in the module and a power supply path to the outside of the module. As a lead member such as a wire, a member mainly composed of copper or silver having high conductivity in addition to aluminum is suitable. The semiconductor elements D1 and D2 have an insulating layer formed to insulate the main electrode on the upper surface side from the heat spreader 110 side, and a covering layer formed on the epitaxial layer after dicing the semiconductor element.

このようにして回路が形成された、いわゆるフレームアセンブリ（封止前の半導体装置）は、アウターリード部となるリードフレーム１１２の端部、放熱面となる金属箔部分が露出するように、封止樹脂Ｒ１によって封止され、半導体装置ＰＭ１を構成する。  The so-called frame assembly (semiconductor device before sealing) in which the circuit is formed in this manner is sealed so that the end portion of the lead frame 112 serving as the outer lead portion and the metal foil portion serving as the heat radiation surface are exposed. The semiconductor device PM1 is configured by being sealed with the resin R1.

本実施例においてモジュールを構成する各部材の線膨張係数は、ＳｉＣの半導体基板Ｓが３〜５ｐｐｍ／Ｋ、銅を主成分とするヒートスプレッダ１１０やリードフレーム１１２は１７ｐｐｍ／Ｋ、アルミニウムを主成分とするワイヤ１０９は２３ｐｐｍ／Ｋである。ヒートスプレッダ１１０の厚みは１．５〜５ｍｍが好ましく、本実施例では３ｍｍを用いた。
絶縁シートは、半導体素子からの発熱した熱を効率的に放熱するため、エポキシなどの樹脂に熱伝導性に優れる無機粉末フィラを７０ｖｏｌ％程度の高い充填率で充填したものである。これによって熱伝導性を向上させ、線膨張係数を１０〜２０ｐｐｍ／Ｋ程度に抑えている。
封止樹脂は、弾性率の範囲として、５〜３０ＧＰａを選択可能であるが、リードフレームや素子との熱応力を考慮すると１０〜１５ＧＰａが好ましい。封止樹脂の線膨張係数は、ヒートスプレッダとの界面における熱応力を考慮して、１０〜１７ｐｐｍ／Ｋの範囲に調整されることが好ましい。本実施例では、１３ｐｐｍ／Ｋの封止樹脂を用いた。なお、通電部材がセラミック基板に電極パターンを積層した絶縁基板の場合は、絶縁基板の線膨張係数が１０ｐｐｍ／Ｋ未満であることから、線膨張係数が１０〜１２ｐｐｍ／Ｋ程度の封止樹脂を用いることが好適である。線膨張係数が１０〜１２ｐｐｍ／Ｋ程度であれば半導体基板Ｓとの線膨張係数の差が縮小して、半導体素子Ｄ１、Ｄ２の外周端部でＳｉＣ基板が露出していても、界面剥離の問題が顕在化する可能性は低くなる。
封止樹脂や被覆樹脂には絶縁性のフィラが充填される。絶縁性のフィラとしては、溶融シリカ等の線膨張係数の小さい無機粉末や、熱伝導性が優れるアルミナなどが用いられる。その他、結晶シリカ、ガラス、窒化ホウ素、窒化アルミニウム、炭化ケイ素、天然鉱物系などから選択して使用できる。着色用、粘度調整用、潤滑用などの必要な用途により、粒径範囲、形状を選択可能であり、また、複数の種類のフィラを組み合わせて使用してもよい。In this embodiment, the linear expansion coefficient of each member constituting the module is 3 to 5 ppm / K for the SiC semiconductor substrate S, 17 ppm / K for the heat spreader 110 and the lead frame 112 mainly composed of copper, and mainly composed of aluminum. The wire 109 is 23 ppm / K. The thickness of the heat spreader 110 is preferably 1.5 to 5 mm, and 3 mm is used in this embodiment.
In order to efficiently dissipate the heat generated from the semiconductor element, the insulating sheet is obtained by filling a resin such as epoxy with an inorganic powder filler having excellent thermal conductivity at a high filling rate of about 70 vol%. Thereby, thermal conductivity is improved and the linear expansion coefficient is suppressed to about 10 to 20 ppm / K.
The sealing resin can select 5-30 GPa as a range of elastic modulus, but 10-15 GPa is preferable in consideration of thermal stress with the lead frame and the element. The linear expansion coefficient of the sealing resin is preferably adjusted to a range of 10 to 17 ppm / K in consideration of thermal stress at the interface with the heat spreader. In this example, 13 ppm / K sealing resin was used. In the case where the current-carrying member is an insulating substrate in which an electrode pattern is laminated on a ceramic substrate, since the linear expansion coefficient of the insulating substrate is less than 10 ppm / K, a sealing resin having a linear expansion coefficient of about 10 to 12 ppm / K is used. It is preferable to use it. If the linear expansion coefficient is about 10 to 12 ppm / K, the difference in the linear expansion coefficient from the semiconductor substrate S is reduced, and even if the SiC substrate is exposed at the outer peripheral ends of the semiconductor elements D1 and D2, the interfacial peeling is caused. The possibility that the problem will manifest becomes low.
The sealing resin and the coating resin are filled with an insulating filler. As the insulating filler, inorganic powder having a small coefficient of linear expansion such as fused silica, alumina having excellent thermal conductivity, or the like is used. In addition, it can be selected from crystalline silica, glass, boron nitride, aluminum nitride, silicon carbide, natural minerals, and the like. The particle size range and shape can be selected depending on the required use such as coloring, viscosity adjustment, and lubrication, and a plurality of types of fillers may be used in combination.

被覆層の材料は、封止樹脂Ｒ１との接着界面における熱応力を考慮して、定性的には弾性率の小さい材料が好ましい。したがって、被覆層の弾性率の上限の目安を封止樹脂の弾性率とすれば、１０〜１５ＧＰａの範囲が上限となる。被覆層は、耐熱性の優れたポリイミド系樹脂又はポリイミドアミド系樹脂が好ましく用いられる。また、複数の樹脂を混合したものや、前述のフィラを添加して弾性率を調整したものを用いてもよい。
被覆層７は、静電塗布方式やディスペンス方式、インクジェット方式等を用いて、ＳｉＣ露出面を覆うように形成される。例えば、ディスペンス方式またはインクジェット方式を用いてチップのＳｉＣ露出面をコーティングすると、図６や図７のような塗布エリアが形成される。一方、静電塗布方式を用いた場合、図５のような塗布エリアが形成される。
被覆層７は、絶縁層と同じ材料を用いても、異なる材料を用いても良い。また、図５のような塗布エリアを形成するためには、被覆層７の樹脂の固形分含有率は、絶縁樹脂の固形分含有率より高い方が望ましい。The material of the coating layer is preferably a material having a small elastic modulus in view of thermal stress at the adhesive interface with the sealing resin R1. Therefore, if the standard of the upper limit of the elastic modulus of the coating layer is the elastic modulus of the sealing resin, the upper limit is in the range of 10 to 15 GPa. As the coating layer, a polyimide resin or a polyimide amide resin having excellent heat resistance is preferably used. Moreover, you may use what mixed several resin, and what adjusted the elastic modulus by adding the above-mentioned filler.
The coating layer 7 is formed so as to cover the SiC exposed surface using an electrostatic coating method, a dispensing method, an ink jet method, or the like. For example, when the SiC exposed surface of the chip is coated using a dispensing method or an inkjet method, an application area as shown in FIGS. 6 and 7 is formed. On the other hand, when the electrostatic coating method is used, a coating area as shown in FIG. 5 is formed.
The covering layer 7 may use the same material as the insulating layer or a different material. Further, in order to form an application area as shown in FIG. 5, it is desirable that the solid content of the resin of the coating layer 7 is higher than the solid content of the insulating resin.

本実施例においては、被覆層の材料として、感光性ポリイミド樹脂（ＨＤマイクロ社製ＨＤ８９３０）およびポリアミドイミド樹脂（日立化成製HL-1210N）を用いて材料の調整を行い、表１に示した各種の弾性率を有する材料を用いて試験モジュールを作製した。また、アクリル樹脂を被覆層とするモジュールも作製した。
試験モジュールでは、被覆層のコーティングに静電塗布法を用いた。静電塗布装置は、静電塗布ノズル、薬液供給系、高圧電源、ＸＹＺθステージ、アライメントシステム等からなるものである。コーティングの後に１００〜１４０℃の温度で数分間ベークして膜中の溶媒を除去し、さらに１５０〜２００℃で数時間の熱硬化を行って被覆層を形成した。被覆層の形成温度が２５０℃以上になると、はんだ付けの接合面となる電極表面が劣化してはんだ濡れ性が低下するため、２５０℃以下で硬化した。In this example, the material of the coating layer was adjusted using photosensitive polyimide resin (HD8930 manufactured by HD Micro) and polyamideimide resin (HL-1210N manufactured by Hitachi Chemical Co., Ltd.). A test module was manufactured using a material having a modulus of elasticity of. Moreover, the module which uses an acrylic resin as a coating layer was also produced.
In the test module, electrostatic coating was used for coating the coating layer. The electrostatic coating apparatus includes an electrostatic coating nozzle, a chemical solution supply system, a high voltage power source, an XYZθ stage, an alignment system, and the like. After coating, the coating layer was formed by baking at a temperature of 100 to 140 ° C. for several minutes to remove the solvent in the film, and further performing thermal curing at 150 to 200 ° C. for several hours. When the formation temperature of the coating layer was 250 ° C. or higher, the electrode surface serving as the soldering joint surface was deteriorated and the solder wettability was lowered. Therefore, the coating layer was cured at 250 ° C. or lower.

表１は、作製したモジュール（１）〜（８）の被覆層の樹脂種類と、信頼性試験の結果を示す一覧表である。モジュール（２）〜（８）に関して、被覆層に用いた樹脂の弾性率と破断伸び率が異なっている。信頼性試験は、ヒートサイクル試験と、パワーサイクル試験を実施した。
ヒートサイクル試験は、モジュールを温度制御が可能な恒温槽に入れ、恒温槽内の温度を−６０℃と１８０℃との間を繰り返し往復させて実施した。
パワーサイクル試験は、半導体素子の温度が２００℃になるまで通電し、２００℃に達したら通電を止め、半導体素子の温度が１２０℃になるまで冷却し、冷却された後に再び通電して実施した。
信頼性試験の判定基準は、ヒートサイクル試験が１８００サイクル経過後に剥離発生無きこと、パワーサイクル試験で２００ｋサイクル経過後に剥離発生無きこととした。Table 1 is a list showing the resin types of the coating layers of the produced modules (1) to (8) and the results of the reliability test. Regarding modules (2) to (8), the elastic modulus and elongation at break of the resin used for the coating layer are different. In the reliability test, a heat cycle test and a power cycle test were performed.
The heat cycle test was performed by placing the module in a thermostat capable of temperature control and repeatedly reciprocating the temperature in the thermostat between −60 ° C. and 180 ° C.
The power cycle test was conducted by energizing the semiconductor element until the temperature of the semiconductor element reached 200 ° C., stopping the energization when the temperature reached 200 ° C., cooling the semiconductor element until the temperature of the semiconductor element reached 120 ° C. .
The criterion for the reliability test was that no peeling occurred after 1800 cycles in the heat cycle test and no peeling occurred after 200 k cycles in the power cycle test.

Figure 0005804203
Figure 0005804203

表１の試験結果から、被覆層の弾性率は８ＧＰａ以下が望ましいことが分かる。モジュール（５）は、基準に対して不合格となったものの、モジュール（２）と比較すると優位である。さらに、破断伸び率の観点から見ると４０％以上の破断伸び率が好ましいと考えられる。  From the test results in Table 1, it can be seen that the elastic modulus of the coating layer is desirably 8 GPa or less. Module (5) is superior to module (2), although it failed the standard. Furthermore, from the viewpoint of breaking elongation, it is considered that a breaking elongation of 40% or more is preferable.

１ 主電極
２ 絶縁層
３ ダイシング領域
４ 外周端部
５ ダイシングライン
６ 切断面
７ 被覆層
９ リード部材
１０ ヒートスプレッダ
Ｓ 半導体基板
Ｒ 封止樹脂DESCRIPTION OF SYMBOLS 1 Main electrode 2 Insulating layer 3 Dicing area | region 4 Outer peripheral edge part 5 Dicing line 6 Cut surface 7 Covering layer 9 Lead member 10 Heat spreader S Semiconductor substrate R Sealing resin

Claims (17)

炭化ケイ素基板に複数形成された半導体素子にそれぞれ電極層を形成する工程と、
前記電極層の外周部を被覆する絶縁層を形成する工程と、
前記炭化ケイ素基板を、前記電極層および絶縁層を同一面上で隔てる前記炭化ケイ素基板の露出面領域内で切断して半導体素子を個片化する工程と、
個片化された前記半導体素子の前記絶縁層の外周部の段差部と、前記絶縁層の外周端部における前記炭化ケイ素基板の露出面のみを被覆層で被覆する工程と、
前記半導体素子の前記電極層と対向する面に接合材のみを介して接合された銅を主成分とする板状のヒートスプレッダを接続する工程と、
前記電極層にリード部材を接続する工程と、
前記被覆層で被覆された前記半導体素子を封止樹脂で封止する工程と、
を含む半導体装置の製造方法。 Forming an electrode layer on each of the semiconductor elements formed on the silicon carbide substrate;
Forming an insulating layer covering the outer periphery of the electrode layer;
Cutting the silicon carbide substrate into an exposed surface region of the silicon carbide substrate that separates the electrode layer and the insulating layer on the same plane, and singulating semiconductor elements;
A step of covering only the exposed surface of the silicon carbide substrate at the outer peripheral end portion of the insulating layer and the stepped portion of the outer peripheral portion of the insulating layer of the semiconductor element separated into pieces; and
Connecting a plate-shaped heat spreader mainly composed of copper bonded only to a surface facing the electrode layer of the semiconductor element through a bonding material;
Connecting a lead member to the electrode layer;
Sealing the semiconductor element covered with the covering layer with a sealing resin;
A method of manufacturing a semiconductor device including: 被覆層の主成分はポリイミド樹脂またはポリイミドアミド樹脂であり、封止樹脂の主成分はエポキシ樹脂である、請求項１に記載の半導体装置の製造方法。 The manufacturing method of the semiconductor device according to claim 1, wherein a main component of the coating layer is a polyimide resin or a polyimide amide resin, and a main component of the sealing resin is an epoxy resin. 被覆層で被覆する工程は、液状の被覆層を半導体素子に塗布する工程と、前記被覆層を２５０℃以下で加熱硬化させる工程とを含む、請求項２に記載の半導体装置の製造方法。 The method of manufacturing a semiconductor device according to claim 2, wherein the step of covering with a covering layer includes a step of applying a liquid covering layer to a semiconductor element and a step of heat-curing the covering layer at 250 ° C. or less. 被覆層の弾性率は８ＧＰａ以下である請求項１から３のいずれか一項に記載の半導体装置の製造方法。 The method for manufacturing a semiconductor device according to claim 1, wherein the coating layer has an elastic modulus of 8 GPa or less. 被覆層の破断伸び率は４０％以上である請求項４に記載の半導体装置の製造方法。 The method for manufacturing a semiconductor device according to claim 4, wherein the elongation at break of the coating layer is 40% or more. 半導体素子を個片化する工程の前に、複数の電極層の外周部を絶縁樹脂で覆う工程を含み、前記半導体素子を個片化する工程は前記絶縁樹脂の被覆部を隔てるダイシング領域で炭化ケイ素基板を切断する、請求項１から５のいずれか一項に記載の半導体装置の製造方法。 Before the step of dividing the semiconductor element into pieces, a step of covering the outer peripheral portions of the plurality of electrode layers with an insulating resin is included, and the step of dividing the semiconductor element into pieces is carbonized in a dicing region that separates the covering portion of the insulating resin. The method for manufacturing a semiconductor device according to claim 1, wherein the silicon substrate is cut. 個片化された半導体素子をフレームなどの部材に接合した状態で被覆層を形成することを特徴とする、請求項１から５のいずれか一項に記載の半導体装置の製造方法。 6. The method for manufacturing a semiconductor device according to claim 1, wherein the covering layer is formed in a state where the separated semiconductor elements are bonded to a member such as a frame. ヒートスプレッダの厚みは、１．５〜５ｍｍであることを特徴とする請求項１に記載の半導体装置の製造方法。 The method of manufacturing a semiconductor device according to claim 1, wherein the heat spreader has a thickness of 1.5 to 5 mm. 被覆層は、少なくとも前記絶縁層の外周端部に露出した炭化ケイ素基板面の四隅近傍領域を覆うことを特徴とする請求項１に記載の半導体装置の製造方法。 2. The method of manufacturing a semiconductor device according to claim 1, wherein the covering layer covers at least the four corner vicinity regions of the silicon carbide substrate surface exposed at the outer peripheral end of the insulating layer. 被覆層は、絶縁層と同種の材料で形成されていることを特徴とする、請求項１に記載の半導体装置の製造方法。 The method for manufacturing a semiconductor device according to claim 1, wherein the covering layer is made of the same material as that of the insulating layer. 被覆層および絶縁樹脂の主成分は同種のポリイミド樹脂または同種のポリイミドアミド樹脂である、請求項６に記載の半導体装置の製造方法。 The method for manufacturing a semiconductor device according to claim 6, wherein the main components of the coating layer and the insulating resin are the same kind of polyimide resin or the same kind of polyimide amide resin. 被覆層は、半導体素子の外周端部から連続して炭化ケイ素基板の切断面を覆う、請求項１から７のいずれか一項に記載の半導体装置の製造方法。 The method for manufacturing a semiconductor device according to claim 1, wherein the covering layer covers the cut surface of the silicon carbide substrate continuously from the outer peripheral end of the semiconductor element. 炭化ケイ素基板を用いた半導体素子を有する半導体装置であって、前記半導体素子の電極層に接続されたリード部材と、前記半導体素子の前記電極形成面と対向する面に接合材のみを介して接合された銅を主成分とする板状のヒートスプレッダと、前記半導体素子、前記リード部材および前記ヒートスプレッダを封止するエポキシ樹脂を主成分とする封止樹脂とを有し、前記半導体素子は前記電極層の外周部を被覆する絶縁層を有し、前記絶縁層の外周部の段差部と、前記絶縁層の外周端部に露出した炭化ケイ素基板面のみにポリイミド樹脂またはポリアミドイミド樹脂の被覆層を有し、前記被覆層は前記封止樹脂と接している半導体装置。 A semiconductor device having a semiconductor element using a silicon carbide substrate, wherein the lead member connected to the electrode layer of the semiconductor element and the surface facing the electrode forming surface of the semiconductor element are bonded only via a bonding material A plate-shaped heat spreader mainly composed of copper, and a sealing resin mainly composed of an epoxy resin that seals the semiconductor element, the lead member, and the heat spreader, and the semiconductor element includes the electrode layer A coating layer of polyimide resin or polyamide-imide resin only on the stepped portion of the outer periphery of the insulating layer and the silicon carbide substrate surface exposed at the outer peripheral edge of the insulating layer. And the said coating layer is a semiconductor device which is in contact with the said sealing resin. 封止樹脂の線膨張係数が１０ｐｐｍ以上、１７ｐｐｍ以下である請求項１３に記載の半導体装置。 The semiconductor device according to claim 13, wherein the sealing resin has a linear expansion coefficient of 10 ppm or more and 17 ppm or less. ヒートスプレッダの厚みは、１．５〜５ｍｍであることを特徴とする請求項１３に記載の半導体装置。 The semiconductor device according to claim 13, wherein the heat spreader has a thickness of 1.5 to 5 mm. 被覆層は、少なくとも前記絶縁層の外周端部に露出した炭化ケイ素基板面の四隅近傍領域を覆うことを特徴とする請求項１３に記載の半導体装置。 The semiconductor device according to claim 13, wherein the covering layer covers at least the four corner vicinity regions of the silicon carbide substrate surface exposed at the outer peripheral end of the insulating layer. 被覆層は、絶縁層と同種の材料で形成されていることを特徴とする、請求項１３に記載の半導体装置。 The semiconductor device according to claim 13, wherein the covering layer is made of the same material as the insulating layer.
JP2014524495A 2012-07-11 2012-07-11 Semiconductor device and manufacturing method thereof Active JP5804203B2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2012/004470 WO2014009996A1 (en) 2012-07-11 2012-07-11 Semiconductor device and method for producing same

Publications (2)

Publication Number Publication Date
JP5804203B2 true JP5804203B2 (en) 2015-11-04
JPWO2014009996A1 JPWO2014009996A1 (en) 2016-06-20

Family

ID=49915501

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014524495A Active JP5804203B2 (en) 2012-07-11 2012-07-11 Semiconductor device and manufacturing method thereof

Country Status (5)

Country Link
US (1) US9543252B2 (en)
JP (1) JP5804203B2 (en)
CN (1) CN104428890B (en)
DE (1) DE112012006690B4 (en)
WO (1) WO2014009996A1 (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6405810B2 (en) * 2014-09-08 2018-10-17 日本電気株式会社 Module parts manufacturing method
DE102015218842A1 (en) * 2015-09-30 2017-03-30 Siemens Aktiengesellschaft Method for contacting a contact surface of a semiconductor device and electronic module
JP6416800B2 (en) * 2016-01-26 2018-10-31 株式会社東芝 Semiconductor device
JP2017143185A (en) * 2016-02-10 2017-08-17 株式会社日立製作所 Semiconductor device and manufacturing method of the same
JP6711001B2 (en) 2016-02-17 2020-06-17 富士電機株式会社 Semiconductor device and manufacturing method
CN115020258A (en) * 2016-04-19 2022-09-06 罗姆股份有限公司 Semiconductor device, power module, method for manufacturing semiconductor device, and semiconductor module
DE102016112566B4 (en) * 2016-07-08 2022-10-06 Richard Fritz Holding Gmbh Connection arrangement for an electrically conductive contact and method for producing such a connection arrangement
US9881862B1 (en) * 2016-09-20 2018-01-30 Infineon Technologies Austria Ag Top side cooling for GaN power device
JP6790226B2 (en) * 2017-03-03 2020-11-25 三菱電機株式会社 Semiconductor device
JP2020013059A (en) * 2018-07-20 2020-01-23 株式会社東芝 Device manufacturing method
US20210391299A1 (en) * 2018-12-27 2021-12-16 Mitsubishi Electric Corporation Semiconductor device, method for manufacturing semiconductor device, and power conversion device
CN109904135A (en) * 2019-02-28 2019-06-18 北京燕东微电子有限公司 A kind of encapsulating structure of silicon carbide device
JP7367352B2 (en) 2019-06-24 2023-10-24 富士電機株式会社 Semiconductor module, vehicle, and method for manufacturing semiconductor module
JP7217688B2 (en) * 2019-09-26 2023-02-03 三菱電機株式会社 Semiconductor device and method for manufacturing semiconductor element
JP7439521B2 (en) * 2020-01-10 2024-02-28 富士電機株式会社 Semiconductor module and semiconductor module manufacturing method
CN115023805A (en) * 2020-02-06 2022-09-06 三菱电机株式会社 Semiconductor module and power conversion device
EP3951841A1 (en) 2020-08-07 2022-02-09 Hitachi Energy Switzerland AG Power semiconductor devices with edge termination and method of manufacturing the same
JP7157783B2 (en) * 2020-09-07 2022-10-20 富士電機株式会社 Semiconductor module manufacturing method and semiconductor module
US11676879B2 (en) * 2020-09-28 2023-06-13 Infineon Technologies Ag Semiconductor package having a chip carrier and a metal plate sized independently of the chip carrier
US11984392B2 (en) 2020-09-28 2024-05-14 Infineon Technologies Ag Semiconductor package having a chip carrier with a pad offset feature
CN114597188A (en) * 2020-12-02 2022-06-07 新光电气工业株式会社 Lead frame, semiconductor device, and method for manufacturing lead frame

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0263148A (en) * 1988-08-29 1990-03-02 Nec Corp Semiconductor device
JP2000269166A (en) * 1999-03-15 2000-09-29 Toshiba Corp Manufacture of integrated circuit chip and semiconductor device
US20020063332A1 (en) * 2000-09-19 2002-05-30 Yoshihide Yamaguchi Semiconductor device and method for manufacturing the same and semiconductor device-mounted structure
JP2006313775A (en) * 2005-05-06 2006-11-16 Sumitomo Electric Ind Ltd Semiconductor device and manufacturing method thereof
JP2008518445A (en) * 2004-10-21 2008-05-29 インターナショナル レクティファイアー コーポレイション Solderable top metal for silicon carbide devices
JP2011216564A (en) * 2010-03-31 2011-10-27 Mitsubishi Electric Corp Power module and method of manufacturing the same
JP2011228336A (en) * 2010-04-15 2011-11-10 Mitsubishi Electric Corp Semiconductor device and method for manufacturing the same
JP2012049347A (en) * 2010-08-27 2012-03-08 New Japan Radio Co Ltd Silicon carbide schottky barrier diode and method of manufacturing the same

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02308557A (en) * 1989-05-24 1990-12-21 Hitachi Ltd Resin sealed semiconductor device
JP2001085361A (en) * 1999-09-10 2001-03-30 Oki Electric Ind Co Ltd Semiconductor device and manufacturing method
JP4675146B2 (en) * 2005-05-10 2011-04-20 パナソニック株式会社 Semiconductor device
US20070037376A1 (en) * 2005-08-11 2007-02-15 Texas Instruments Incorporated Method and apparatus for fine pitch solder joint
US8004075B2 (en) * 2006-04-25 2011-08-23 Hitachi, Ltd. Semiconductor power module including epoxy resin coating
JP2011014605A (en) 2009-06-30 2011-01-20 Sanyo Electric Co Ltd Semiconductor apparatus and method of manufacturing the same
US8399962B2 (en) * 2010-05-18 2013-03-19 Panasonic Corporation Semiconductor chip and process for production thereof
JP6441025B2 (en) * 2013-11-13 2018-12-19 株式会社東芝 Manufacturing method of semiconductor chip

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0263148A (en) * 1988-08-29 1990-03-02 Nec Corp Semiconductor device
JP2000269166A (en) * 1999-03-15 2000-09-29 Toshiba Corp Manufacture of integrated circuit chip and semiconductor device
US20020063332A1 (en) * 2000-09-19 2002-05-30 Yoshihide Yamaguchi Semiconductor device and method for manufacturing the same and semiconductor device-mounted structure
JP2008518445A (en) * 2004-10-21 2008-05-29 インターナショナル レクティファイアー コーポレイション Solderable top metal for silicon carbide devices
JP2006313775A (en) * 2005-05-06 2006-11-16 Sumitomo Electric Ind Ltd Semiconductor device and manufacturing method thereof
JP2011216564A (en) * 2010-03-31 2011-10-27 Mitsubishi Electric Corp Power module and method of manufacturing the same
JP2011228336A (en) * 2010-04-15 2011-11-10 Mitsubishi Electric Corp Semiconductor device and method for manufacturing the same
JP2012049347A (en) * 2010-08-27 2012-03-08 New Japan Radio Co Ltd Silicon carbide schottky barrier diode and method of manufacturing the same

Also Published As

Publication number Publication date
DE112012006690B4 (en) 2021-06-24
CN104428890A (en) 2015-03-18
JPWO2014009996A1 (en) 2016-06-20
WO2014009996A1 (en) 2014-01-16
US20150171026A1 (en) 2015-06-18
CN104428890B (en) 2017-10-24
DE112012006690T5 (en) 2015-04-09
US9543252B2 (en) 2017-01-10

Similar Documents

Publication Publication Date Title
JP5804203B2 (en) Semiconductor device and manufacturing method thereof
US9385007B2 (en) Semiconductor device and method of manufacturing the same
US7977775B2 (en) Semiconductor device and manufacturing method of the same
JP6336138B2 (en) Semiconductor device
WO2018146780A1 (en) Semiconductor device and power conversion device
JP2013507007A (en) Semiconductor device and method for forming the same
JP2011228336A (en) Semiconductor device and method for manufacturing the same
JP5328740B2 (en) Semiconductor device and manufacturing method of semiconductor device
US20230019230A1 (en) High reliability semiconductor devices and methods of fabricating the same
JP7175095B2 (en) semiconductor equipment
JP6150718B2 (en) Semiconductor device and manufacturing method thereof
JP2014116333A (en) Semiconductor device
JP2016086003A (en) Manufacturing method of power semiconductor device
JP2014107519A (en) Semiconductor device and manufacturing method of the same
JP6157320B2 (en) Power semiconductor device, power semiconductor module, and method of manufacturing power semiconductor device
JP2015162645A (en) Semiconductor device and manufacturing method of the same
US11410903B2 (en) Semiconductor device including resin-insulated copper base plate and manufacturing method of semiconductor device
US12080621B2 (en) Semiconductor device and method of manufacturing semiconductor device
JP2022044158A (en) Method for manufacturing semiconductor module
JP2007027261A (en) Power module
JP5895861B2 (en) Manufacturing method of semiconductor device
JP2014236028A (en) Semiconductor device and semiconductor device manufacturing method
JP2015167171A (en) semiconductor device

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20150120

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20150804

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20150817

R151 Written notification of patent or utility model registration

Ref document number: 5804203

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250