JP4693181B2 - 負電圧のスイングに対して耐性のある入力段 - Google Patents
負電圧のスイングに対して耐性のある入力段 Download PDFInfo
- Publication number
- JP4693181B2 JP4693181B2 JP2006520080A JP2006520080A JP4693181B2 JP 4693181 B2 JP4693181 B2 JP 4693181B2 JP 2006520080 A JP2006520080 A JP 2006520080A JP 2006520080 A JP2006520080 A JP 2006520080A JP 4693181 B2 JP4693181 B2 JP 4693181B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- input
- voltage
- capacitor
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000003990 capacitor Substances 0.000 claims description 28
- 239000000758 substrate Substances 0.000 claims description 5
- 102100031456 Centriolin Human genes 0.000 description 7
- 101000941711 Homo sapiens Centriolin Proteins 0.000 description 7
- 230000015556 catabolic process Effects 0.000 description 6
- 102100025238 CD302 antigen Human genes 0.000 description 3
- 101100273718 Homo sapiens CD302 gene Proteins 0.000 description 3
- 101100496109 Mus musculus Clec2i gene Proteins 0.000 description 3
- 101150012655 dcl1 gene Proteins 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 230000006378 damage Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 101100386699 Neurospora crassa (strain ATCC 24698 / 74-OR23-1A / CBS 708.71 / DSM 1257 / FGSC 987) dcl-1 gene Proteins 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Description
本発明の他の目的は、負電圧のスイングを扱うことができ、ESD事象に耐える入力段を提供し、それらをベースとする装置を提供することである。
本発明によれば、製造技術コストが低減される上、より複雑でないシステム設計の回路を実現することが可能になる。
本発明のより完全な説明、ならびに更なる目的および利点については、以下の説明を添付図面と共に参照されたい。
Claims (5)
- 信号入力端に接続可能な負の信号スイングを有する入力信号を受け取るためのレベル・シフタを備える装置であって、
前記レベル・シフタが、正の信号スイングを有する出力信号を提供するために前記入力信号のDCシフトをもたらし、
前記レベル・シフタが、第1の入力端と第2の入力端と出力端とを有する増幅器と、第1のコンデンサと、第2のコンデンサと、基準電圧源と、スイッチとして働くトランジスタとを備え、
前記第1のコンデンサが前記信号入力端と前記第1の入力端との間に配置され、
前記第2のコンデンサが前記出力端と前記第1の入力端との間のフィードバック・ループ中に配置され、
前記基準電圧源が前記第2の入力端に接続可能であり、
前記トランジスタが前記第2のコンデンサを橋絡する枝路中に配置され、前記レベル・シフタが時々リセットされることを可能にするために、制御信号が前記トランジスタのゲートに印加可能であるとともに、
前記増幅器の前記利得が、前記諸コンデンサの実効キャパシタンスを変更することにより調整可能であり、
前記第2のコンデンサを橋絡する枝路が提供され、前記枝路は、スイッチが直列に接続されたコンデンサを備え、前記スイッチを開くか閉じるかすることにより前記実効キャパシタンスの変更を可能にするとともに、
当該装置は、
前記出力端に接続可能な、前記出力端の電圧レベルを決定するためのアナログ・ディジタル変換器と、
前記アナログ・ディジタル変換器からディジタル情報を受け取るためのコントローラとをさらに備え、
前記ディジタル情報が前記電圧レベルを表し、前記コントローラが前記実効キャパシタンスを調整するための信号を供給し、
当該装置は、基準電圧源として働くディジタル・アナログ変換器をさらに備え、前記ディジタル・アナログ変換器は、コントローラからディジタル信号を受け取る、
ことを特徴とする装置。 - 複数のトランジスタ、複数の抵抗、および1つの基準電流源を有する回路網を備えたバイアス電流源を備える請求項1に記載の装置。
- 前記複数のトランジスタの1つが、その他のトランジスタのうちの1つに対して、前記入力信号が0V未満に降下した場合に供給電圧より高い如何なる電圧も吸収するように配置されたカスコード・トランジスタである請求項2に記載の装置。
- 前記信号入力端における負電圧のスイングを扱うようになされたESD保護手段をさらに備える請求項2または請求項3に記載の装置。
- 前記ESD保護手段が、第1のダイオード、第2のダイオード、および第3のダイオードを備え、前記第1のダイオードが前記信号入力端と供給ノードとの間にあり、前記第2のダイオードが前記供給ノードと基板との間にあり、前記第3のダイオードが前記供給ノードと前記基板との間にある請求項4に記載の装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03102193.4 | 2003-07-16 | ||
EP03102193 | 2003-07-16 | ||
PCT/IB2004/051177 WO2005008776A2 (en) | 2003-07-16 | 2004-07-08 | Input stage resistant against negative voltage swings |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007531342A JP2007531342A (ja) | 2007-11-01 |
JP4693181B2 true JP4693181B2 (ja) | 2011-06-01 |
Family
ID=34072642
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006520080A Expired - Fee Related JP4693181B2 (ja) | 2003-07-16 | 2004-07-08 | 負電圧のスイングに対して耐性のある入力段 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7342435B2 (ja) |
EP (1) | EP1649516A2 (ja) |
JP (1) | JP4693181B2 (ja) |
CN (1) | CN101095232B (ja) |
WO (1) | WO2005008776A2 (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100448857C (zh) * | 2006-06-12 | 2009-01-07 | 北京科技大学 | 一种选择性催化烯烃环氧化制备环氧化物的方法 |
WO2008053857A1 (fr) * | 2006-10-31 | 2008-05-08 | Panasonic Corporation | Dispositif d'amplification |
US8354887B1 (en) * | 2010-05-17 | 2013-01-15 | Marvell International Ltd. | Charge compensation for operational transconductance amplifier based circuits |
IN2012DE01202A (ja) | 2012-04-18 | 2015-10-16 | Cypress Semiconductor Corp | |
WO2014031131A1 (en) * | 2012-08-21 | 2014-02-27 | Cypress Semiconductor Corporation | Slew rate and bandwidth enhancement in reset |
US10181833B2 (en) * | 2017-03-16 | 2019-01-15 | Infineon Technologies Ag | Reflection type phase shifter with active device tuning |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01319322A (ja) * | 1988-06-21 | 1989-12-25 | Nec Corp | レベルシフト回路 |
JPH04268804A (ja) * | 1991-02-22 | 1992-09-24 | Hitachi Ltd | アナログ信号レベルシフト回路 |
JPH11353407A (ja) * | 1998-06-05 | 1999-12-24 | Kokusai Electric Co Ltd | アナログ加減算回路 |
JP2000151358A (ja) * | 1998-11-17 | 2000-05-30 | Sony Corp | 濾波装置 |
JP2003174340A (ja) * | 2001-09-27 | 2003-06-20 | Toshiba Corp | 可変利得増幅器 |
JP2004020325A (ja) * | 2002-06-14 | 2004-01-22 | Nec Corp | 半導体装置 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5477735A (en) * | 1993-08-11 | 1995-12-26 | Bently Nevada Corporation | Two-wire constant current powered transducer |
US6002355A (en) * | 1997-06-26 | 1999-12-14 | Cirrus Logic, Inc. | Synchronously pumped substrate analog-to-digital converter (ADC) system and methods |
SE512494C2 (sv) * | 1997-09-02 | 2000-03-27 | Ericsson Telefon Ab L M | Skyddskrets |
KR100324259B1 (ko) * | 1998-02-12 | 2002-02-21 | 다카토리 수나오 | 매치드필터뱅크 |
US6038116A (en) * | 1998-05-08 | 2000-03-14 | Cirrus Logic, Inc. | High voltage input pad system |
KR100293948B1 (ko) * | 1998-08-25 | 2001-07-12 | 윤종용 | 전자식교환기의가입자정합회로 |
US6366231B1 (en) * | 2000-04-10 | 2002-04-02 | General Electric Company | Integrate and fold analog-to-digital converter with saturation prevention |
US6771124B1 (en) * | 2000-08-04 | 2004-08-03 | Microtune (Texas), L.P. | System and method for low-noise amplifier with a high frequency response |
US6489912B2 (en) * | 2001-04-10 | 2002-12-03 | International Business Machines Corporation | Analog-to-digital converter for monitoring VDDQ and dynamically updating programmable Vref when using high-frequency receiver and driver circuits for commercial memory |
-
2004
- 2004-07-08 EP EP04744538A patent/EP1649516A2/en not_active Withdrawn
- 2004-07-08 JP JP2006520080A patent/JP4693181B2/ja not_active Expired - Fee Related
- 2004-07-08 WO PCT/IB2004/051177 patent/WO2005008776A2/en active Application Filing
- 2004-07-08 CN CN2004800202794A patent/CN101095232B/zh not_active Expired - Fee Related
- 2004-07-08 US US10/564,537 patent/US7342435B2/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01319322A (ja) * | 1988-06-21 | 1989-12-25 | Nec Corp | レベルシフト回路 |
JPH04268804A (ja) * | 1991-02-22 | 1992-09-24 | Hitachi Ltd | アナログ信号レベルシフト回路 |
JPH11353407A (ja) * | 1998-06-05 | 1999-12-24 | Kokusai Electric Co Ltd | アナログ加減算回路 |
JP2000151358A (ja) * | 1998-11-17 | 2000-05-30 | Sony Corp | 濾波装置 |
JP2003174340A (ja) * | 2001-09-27 | 2003-06-20 | Toshiba Corp | 可変利得増幅器 |
JP2004020325A (ja) * | 2002-06-14 | 2004-01-22 | Nec Corp | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
WO2005008776A2 (en) | 2005-01-27 |
EP1649516A2 (en) | 2006-04-26 |
US20060164058A1 (en) | 2006-07-27 |
US7342435B2 (en) | 2008-03-11 |
CN101095232B (zh) | 2010-12-08 |
JP2007531342A (ja) | 2007-11-01 |
CN101095232A (zh) | 2007-12-26 |
WO2005008776A3 (en) | 2006-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1817827B1 (en) | Electrostatic discharge protection power rail clamp with feedback-enhanced triggering and conditioning circuitry | |
US6157530A (en) | Method and apparatus for providing ESD protection | |
US10199369B2 (en) | Apparatus and methods for actively-controlled transient overstress protection with false condition shutdown | |
CN108028251B (zh) | 静电放电保护装置以及电路设备 | |
US6965503B2 (en) | Electro-static discharge protection circuit | |
US6442008B1 (en) | Low leakage clamp for E.S.D. protection | |
JP2005235947A (ja) | 静電気放電保護回路 | |
US7889469B2 (en) | Electrostatic discharge protection circuit for protecting semiconductor device | |
EP0533640B1 (en) | Electrostatic discharge protective device having a reduced current leakage | |
KR100630648B1 (ko) | 입력보호회로 | |
US20050270714A1 (en) | Electrostatic discharge protection circuit | |
US20070053120A1 (en) | Apparatus and method for improved triggering and leakage current control of esd clamping devices | |
GB2412260A (en) | A low-noise amplifier with ESD protection for thin-oxide transistors | |
US5530394A (en) | CMOS circuit with increased breakdown strength | |
CN113206075A (zh) | 用于保护电路的方法、静电放电电路和集成电路 | |
WO2016088482A1 (ja) | 半導体集積回路 | |
KR100688531B1 (ko) | 정전기 전압에 대해서도 안정적인 고전압 내성을 갖는 입출력 회로 | |
JP5188017B2 (ja) | 半導体装置の静電気放電保護 | |
EP1642370A1 (en) | Protection circuit for an integrated circuit device | |
JP4693181B2 (ja) | 負電圧のスイングに対して耐性のある入力段 | |
US20100123509A1 (en) | Pad circuit for the programming and i/o operations | |
JP2006503540A (ja) | 静電放電から集積回路を保護する回路構造 | |
JP7089463B2 (ja) | 半導体装置及び半導体装置システム | |
TWI449158B (zh) | 具有多重電源區域積體電路之靜電放電防護電路 | |
JP2006114711A (ja) | 保護回路及びこれを搭載した半導体集積回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20080529 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100126 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100129 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100430 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100512 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100531 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100607 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100629 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100706 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100726 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20100817 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101216 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20101224 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110121 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20110221 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110221 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140304 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |