Nothing Special   »   [go: up one dir, main page]

JP2014195032A - High-frequency package - Google Patents

High-frequency package Download PDF

Info

Publication number
JP2014195032A
JP2014195032A JP2013071399A JP2013071399A JP2014195032A JP 2014195032 A JP2014195032 A JP 2014195032A JP 2013071399 A JP2013071399 A JP 2013071399A JP 2013071399 A JP2013071399 A JP 2013071399A JP 2014195032 A JP2014195032 A JP 2014195032A
Authority
JP
Japan
Prior art keywords
dielectric
multilayer substrate
dielectric multilayer
opening
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2013071399A
Other languages
Japanese (ja)
Other versions
JP5974956B2 (en
Inventor
Tomoyuki Umino
友幸 海野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2013071399A priority Critical patent/JP5974956B2/en
Publication of JP2014195032A publication Critical patent/JP2014195032A/en
Application granted granted Critical
Publication of JP5974956B2 publication Critical patent/JP5974956B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PROBLEM TO BE SOLVED: To solve the problem that the size of an outermost periphery of a package becomes larger and whereby the package size becomes larger by increasing BGA ball arrays for preventing an unwanted emission signal.SOLUTION: A high-frequency package includes a second dielectric multilayer substrate facing a rear surface of a first dielectric multilayer substrate on which a high-frequency circuit is mounted and bonded to the first dielectric multilayer substrate by a plurality of conductive connection members. The second dielectric multilayer substrate has a first dielectric opening formed on an opposite surface of the first dielectric multilayer substrate and in which a ground conductor is removed; a dielectric waveguide having one end connected to the first dielectric opening; a second dielectric opening connected to the other end of the dielectric waveguide; and an end short-circuit waveguide having one end connected to the second dielectric opening and the other end short-circuited to a plurality of via arrays. The conductive connection members have conductive connection members for unwanted emission prevention arranged in at least one array on the outside along the outer periphery of the first dielectric multilayer substrate.

Description

この発明は、マイクロ波、ミリ波等の高周波信号を処理する高周波パッケージに関する。   The present invention relates to a high-frequency package for processing high-frequency signals such as microwaves and millimeter waves.

高周波信号を処理する半導体素子を第1の樹脂基板に実装し、第1の樹脂基板における半導体素子の実装面が向き合うように別の樹脂基板を配置して、この2つの樹脂基板の間をBGA(Ball Grid Array)ボールで接続した高周波パッケージがある(例えば、特許文献1参照)。この高周波パッケージの半導体素子の実装面に形成されたRF(Radio Frequency)回路、DC(Direct Current)回路等から、半導体素子の処理する所望信号とは周波数帯の異なる不要放射信号が発生し、BGAボールを構成する複数のはんだボール間の隙間から、パッケージ外に漏れることがある。この高周波パッケージ内から発生した不要放射信号がパッケージ外に漏れることを抑制するため、各回路からパッケージ最外周までのBGAボール列を一定数設けることで、不要放射信号の漏洩を防いでいた。なお、RF回路及びDC回路で処理された高周波信号及びDC信号は、BGAボールを介して、第1、第2の樹脂基板間で信号伝送される。   A semiconductor element for processing a high-frequency signal is mounted on a first resin substrate, another resin substrate is disposed so that the mounting surface of the semiconductor element on the first resin substrate faces, and a BGA is provided between the two resin substrates. (Ball Grid Array) There is a high frequency package connected by a ball (for example, see Patent Document 1). An RF (Radio Frequency) circuit, a DC (Direct Current) circuit, or the like formed on the mounting surface of the semiconductor element of the high frequency package generates an unnecessary radiation signal having a frequency band different from that of the desired signal processed by the semiconductor element. Leakage may occur outside the package from the gaps between the solder balls constituting the ball. In order to prevent unnecessary radiation signals generated from inside the high-frequency package from leaking out of the package, the leakage of unnecessary radiation signals was prevented by providing a certain number of BGA ball rows from each circuit to the outermost periphery of the package. Note that the high-frequency signal and the DC signal processed by the RF circuit and the DC circuit are transmitted between the first and second resin substrates via the BGA balls.

特開2011−155287号公報JP 2011-155287 A

しかしながら、RF回路及びDC回路等の各回路からパッケージ最外周までの間に、第1、第2の受信基板間の信号伝送に用いられるBGAボールに加えて、不要放射信号を抑制するためのBGAボール列を増やすことにより、パッケージ最外周のサイズが大きくなり、結果的にパッケージ自体が大型化してしまうという問題があった。   However, in addition to the BGA balls used for signal transmission between the first and second receiving boards between each circuit such as an RF circuit and a DC circuit and the outermost package, a BGA for suppressing unnecessary radiation signals Increasing the number of ball rows increases the size of the outermost periphery of the package, resulting in an increase in the size of the package itself.

この発明は、係る課題を解決するためになされたものであり、不要放射信号抑制のための導電性接続部材の配列の数を抑えることを目的とする。   This invention is made in order to solve the subject which concerns, and it aims at suppressing the number of the arrangement | sequence of the conductive connection member for unnecessary radiation signal suppression.

この発明によるレーダ装置は、裏面に高周波回路が搭載された第1の誘電体多層基板と、上記第1の誘電体多層基板の裏面と対向して、複数の導電性接続部材の介在により上記第1の誘電体多層基板に接合され、当該導電性接続部材とともに上記高周波回路を囲む第2の誘電体多層基板と、を備え、上記第2の誘電体多層基板は、上記第1の誘電体多層基板の対向面に形成される接地導体の除去された第1の誘電体開口部と、内層接地導体層及びビアに囲まれて形成される、一端部が上記第1の誘電体開口部に接続された誘電体導波管と、上記誘電体導波管の他端部に接続される第2の誘電体開口部と、内層接地導体層及びビアに囲まれて形成される、一端部が上記第2の誘電体開口部に接続され、他端部が複数のビア列に短絡した先端短絡誘電体導波管とを有し、上記導電性接続部材は、上記第1の誘電体多層基板の外周に沿う外側に少なくとも1列配置された不要放射抑制用の導電性接続部材を有したものである。   In the radar apparatus according to the present invention, the first dielectric multilayer substrate having a high-frequency circuit mounted on the back surface, and the back surface of the first dielectric multilayer substrate face each other by interposing a plurality of conductive connection members. A second dielectric multilayer substrate that is joined to the first dielectric multilayer substrate and encloses the high-frequency circuit together with the conductive connecting member, and the second dielectric multilayer substrate includes the first dielectric multilayer substrate. A first dielectric opening formed on the opposite surface of the substrate from which the ground conductor is removed, and one end connected to the first dielectric opening formed by being surrounded by the inner ground conductor layer and the via. A dielectric waveguide, a second dielectric opening connected to the other end of the dielectric waveguide, an inner ground conductor layer and a via, and one end portion formed by the via Connected to the second dielectric opening and the other end is short-circuited to a plurality of via rows. The conductive connecting member has an unnecessary radiation suppressing conductive connecting member arranged in at least one row on the outer side along the outer periphery of the first dielectric multilayer substrate. It is.

この発明によれば、不要放射信号抑制のための導電性接続部材の配列の数を抑えることができるので、パッケージ最外周のサイズをより小さくすることができる。   According to the present invention, since the number of the conductive connection members arranged for suppressing the unnecessary radiation signal can be suppressed, the size of the outermost periphery of the package can be further reduced.

実施の形態1に係る高周波パッケージの構成を示す図である。1 is a diagram illustrating a configuration of a high-frequency package according to a first embodiment. 従来の高周波パッケージの構成を示す比較図である。It is a comparison figure which shows the structure of the conventional high frequency package.

実施の形態1.
この発明に係る実施の形態1による高周波パッケージについて図を用いて説明する。図1は、実施の形態1による高周波パッケージの構成を示す図である。図1において、実施の形態1による高周波パッケージ4は、誘電体多層基板1と、誘電体多層基板2と、導電性接続部材であるBGAボール3から構成される。誘電体多層基板1及び誘電体多層基板2の間には、2次元面内に複数配列されたはんだボールまたは金バンプからなるBGAボール3が配置される。誘電体多層基板1及び誘電体多層基板2は、BGAボール3を間に挟み所定の距離を空けて配置され、BGAボール3により接合される。
Embodiment 1 FIG.
A high-frequency package according to Embodiment 1 of the present invention will be described with reference to the drawings. FIG. 1 is a diagram showing a configuration of a high-frequency package according to the first embodiment. In FIG. 1, the high frequency package 4 according to the first embodiment includes a dielectric multilayer substrate 1, a dielectric multilayer substrate 2, and a BGA ball 3 that is a conductive connection member. Between the dielectric multilayer substrate 1 and the dielectric multilayer substrate 2, BGA balls 3 made of a plurality of solder balls or gold bumps arranged in a two-dimensional plane are arranged. The dielectric multilayer substrate 1 and the dielectric multilayer substrate 2 are arranged with a predetermined distance between the BGA balls 3 and are joined by the BGA balls 3.

誘電体多層基板1は、裏面側の実装面に、MMIC(monolithic microwave integrated circuit)5、チップ抵抗6等の高周波回路からなるRF回路、DC回路等の回路が搭載され、はんだにより接合されている。MMIC5、チップ抵抗6は、複数のバンプにより、誘電体多層基板1の裏面にフリップチップ実装されている。MMIC5は増幅器、ミキサ等をなす半導体素子からなり、MOSFET(metal-oxide-semiconductor field-effect transistor)から構成されても良い。誘電体多層基板1の表面(上面)は接地導体が形成されている。誘電体多層基板1は、裏面(下面)側の実装面を誘電体多層基板2の表面(上面)に対向させ、BGAボール3を介して誘電体多層基板2の表面に接合される。MMIC5及びチップ抵抗6は、その背面が誘電体多層基板2との間に間隙を有して配置される。誘電体多層基板2の表面は、BGAボール3に接続されたRF回路またはDC回路、誘電体多層基板1に実装されるMMIC5の動作を制御するためのIC(integrated circuit)回路が形成されている。誘電体多層基板2の裏面(下面)は接地導体が形成されている。   The dielectric multilayer substrate 1 is mounted with a circuit such as an RF circuit or a DC circuit composed of a high-frequency circuit such as an MMIC (monolithic microwave integrated circuit) 5 and a chip resistor 6 on the mounting surface on the back side, and is joined by solder. . The MMIC 5 and the chip resistor 6 are flip-chip mounted on the back surface of the dielectric multilayer substrate 1 by a plurality of bumps. The MMIC 5 is composed of a semiconductor element that forms an amplifier, a mixer, and the like, and may be composed of a MOSFET (metal-oxide-semiconductor field-effect transistor). A ground conductor is formed on the surface (upper surface) of the dielectric multilayer substrate 1. The dielectric multilayer substrate 1 is bonded to the surface of the dielectric multilayer substrate 2 via the BGA balls 3 with the mounting surface on the back surface (lower surface) facing the surface (upper surface) of the dielectric multilayer substrate 2. The back surface of the MMIC 5 and the chip resistor 6 is arranged with a gap between it and the dielectric multilayer substrate 2. An RF circuit or DC circuit connected to the BGA ball 3 and an IC (integrated circuit) circuit for controlling the operation of the MMIC 5 mounted on the dielectric multilayer substrate 1 are formed on the surface of the dielectric multilayer substrate 2. . A ground conductor is formed on the back surface (lower surface) of the dielectric multilayer substrate 2.

BGAボール3は、一部の隣接する複数のボールの間隙にMMIC5、チップ抵抗6等のRF回路を収容している。また、RF回路及びDC回路で処理される高周波信号及びDC信号は、BGAボール3の一部の複数のボールを介して、第1、第2の樹脂基板間で信号伝送を行う。また、パッケージ最外郭(外周)のBGAボール3を構成する少なくとも片側1列の一部の複数のボールは、不要放射抑制用の導電性接続部材であるBGAボール列9を構成している。BGAボール列9は、隣接するボールとの間隔が波長λ(誘電体多層基板2内の高周波信号の伝搬波長)の4分の1の長さよりも短い間隔で配置されることで、誘電体多層基板1及び誘電体多層基板2とともにRF回路を取り囲んで、不要放射信号の漏洩を防ぐ電磁遮蔽壁として作用している。図1の例では、不要放射抑制用のBGAボール列9は2列に配列されている。このとき、ボール間の距離をdとすると、パッケージの両側で少なくとも4dの距離を有している。   The BGA ball 3 accommodates RF circuits such as an MMIC 5 and a chip resistor 6 in a gap between some adjacent plural balls. Further, the high frequency signal and the DC signal processed by the RF circuit and the DC circuit perform signal transmission between the first and second resin substrates via a plurality of balls that are part of the BGA ball 3. Further, a plurality of balls in at least one row on one side constituting the outermost package (outer periphery) of the package constitutes a BGA ball row 9 which is a conductive connection member for suppressing unnecessary radiation. The BGA ball rows 9 are arranged at intervals shorter than a quarter of the wavelength λ (propagation wavelength of the high-frequency signal in the dielectric multilayer substrate 2) with the adjacent balls, so that the dielectric multilayer It surrounds the RF circuit together with the substrate 1 and the dielectric multilayer substrate 2 and functions as an electromagnetic shielding wall that prevents leakage of unwanted radiation signals. In the example of FIG. 1, the BGA ball rows 9 for suppressing unnecessary radiation are arranged in two rows. At this time, if the distance between the balls is d, the distance between the two sides of the package is at least 4d.

誘電体多層基板1は、誘電正接が小さく、マイクロ波、ミリ波等の高周波信号の伝送損失が小さいものを用いると良く、ガラスエポキシ基板、フッ素樹脂基板、変性ポリイミド等を素材とした樹脂基板、またはLTCC(Low Temperature Co-fired Ceramics)からなるセラミック基板等で構成される。誘電体多層基板2は、マイクロ波、ミリ波等の高周波信号の伝送損失が小さい誘電体多層基板1と同じ基材を用いても良く、特に樹脂基板で構成されるのが良い。また、誘電体多層基板2は、誘電体多層基板1よりも高周波信号の伝送損失が大きい異なる基材を用いても良く、また誘電体多層基板2に導波管を設けることで、誘電体多層基板1から伝送される高周波信号を、誘電体多層基板2の裏面側に伝送するようにしても良い。   The dielectric multilayer substrate 1 is preferably a substrate having a small dielectric loss tangent and a small transmission loss of high-frequency signals such as microwaves and millimeter waves. A resin substrate made of a glass epoxy substrate, a fluororesin substrate, a modified polyimide, or the like, Or it is comprised with the ceramic substrate etc. which consist of LTCC (Low Temperature Co-fired Ceramics). The dielectric multilayer substrate 2 may use the same base material as that of the dielectric multilayer substrate 1 with a small transmission loss of high-frequency signals such as microwaves and millimeter waves, and is preferably composed of a resin substrate. In addition, the dielectric multilayer substrate 2 may use a different base material having a transmission loss of a high frequency signal larger than that of the dielectric multilayer substrate 1, and by providing a waveguide on the dielectric multilayer substrate 2, the dielectric multilayer substrate 2 may be used. A high-frequency signal transmitted from the substrate 1 may be transmitted to the back side of the dielectric multilayer substrate 2.

誘電体多層基板2は、表面に形成された表面接地導体層21と、裏面に形成された裏面接地導体層23の中間に、内層接地導体層22が形成されている。表面接地導体層21、内層接地導体層22、及び裏面接地導体層23は、誘電体多層基板2の内層に配置された複数のビア(VIA)10により接続される。表面接地導体層21は、導体層が除去された誘電体窓を形成する第1の誘電体開口部31を有している。内層接地導体層22は、導体層が除去された誘電体窓を形成する第2の誘電体開口部32を有している。誘電体導波管40は、表面接地導体層21、内層接地導体層22、及び複数のVIA10に囲まれて形成される。誘電体導波管40は、管路の一端部が第1の誘電体開口部31に接続され、管路の他端部が第2の誘電体開口部32に接続される。   In the dielectric multilayer substrate 2, an inner ground conductor layer 22 is formed between a front ground conductor layer 21 formed on the front surface and a rear ground conductor layer 23 formed on the rear surface. The front ground conductor layer 21, the inner ground conductor layer 22, and the rear ground conductor layer 23 are connected by a plurality of vias (VIA) 10 arranged in the inner layer of the dielectric multilayer substrate 2. The surface ground conductor layer 21 has a first dielectric opening 31 that forms a dielectric window from which the conductor layer has been removed. The inner ground conductor layer 22 has a second dielectric opening 32 that forms a dielectric window from which the conductor layer has been removed. The dielectric waveguide 40 is formed by being surrounded by the surface ground conductor layer 21, the inner ground conductor layer 22, and the plurality of VIAs 10. In the dielectric waveguide 40, one end of the conduit is connected to the first dielectric opening 31, and the other end of the conduit is connected to the second dielectric opening 32.

先端短絡誘電体導波管50は、内層接地導体層22、裏面接地導体層23、複数のVIA7の列、及び複数のVIA70の列に囲まれて形成される。先端短絡誘電体導波管50は、管路の一端部が第2の誘電体開口部32に接続され、管路の他端部が複数配列されたVIA7により終端される。先端短絡誘電体導波管50の管路の一方側は複数配列されたVIA70により閉じた短絡面が構成されており、当該短絡面と直交する内層接地導体層22に、上記第2の誘電体開口部32が形成されている。誘電体導波管40は、第2の誘電体開口部32を通じて先端短絡誘電体導波管50に接続されている。第2の誘電体開口部32の開口穴は丸形状、矩形状等の穴をなしており、当該穴は薄膜抵抗8で覆われている。即ち、誘電体導波管40と先端短絡誘電体導波管50の接続部に薄膜抵抗8が形成されており、薄膜抵抗8は誘電体導波管40及び先端短絡誘電体導波管50の電界に平行になるように配置されている。薄膜抵抗8及び先端短絡誘電体導波管50は終端回路を構成する。   The tip short-circuited dielectric waveguide 50 is formed so as to be surrounded by the inner ground conductor layer 22, the back ground conductor layer 23, a plurality of VIA 7 rows, and a plurality of VIA 70 rows. The tip short-circuited dielectric waveguide 50 is terminated by a VIA 7 in which one end of the pipe is connected to the second dielectric opening 32 and the other end of the pipe is plurally arranged. A short-circuit surface closed by a plurality of arranged VIAs 70 is formed on one side of the pipe path of the tip short-circuit dielectric waveguide 50, and the second dielectric is formed on the inner ground conductor layer 22 orthogonal to the short-circuit surface. An opening 32 is formed. The dielectric waveguide 40 is connected to the tip short-circuited dielectric waveguide 50 through the second dielectric opening 32. The opening hole of the second dielectric opening 32 has a round shape or a rectangular shape, and the hole is covered with the thin film resistor 8. That is, the thin film resistor 8 is formed at the connection portion between the dielectric waveguide 40 and the tip short-circuited dielectric waveguide 50, and the thin film resistor 8 is connected to the dielectric waveguide 40 and the tip short-circuited dielectric waveguide 50. It arrange | positions so that it may become parallel to an electric field. The thin film resistor 8 and the tip short-circuited dielectric waveguide 50 constitute a termination circuit.

次に、実施の形態1による高周波パッケージ4の動作について説明する。
実施の形態1による高周波パッケージ4は、MMIC5、チップ抵抗6等の回路の実装面に形成されたRF回路、DC回路等から、半導体素子の処理する所望信号とは周波数帯の異なる不要放射信号が発生する。この不要放射信号は、誘電体多層基板1と誘電体多層基板2を接続するBGAボール3の最外周に配列された不要放射抑圧用のBGAボール列9により、外側に漏洩し難くなるようになされている。
Next, the operation of the high frequency package 4 according to the first embodiment will be described.
In the high frequency package 4 according to the first embodiment, an unnecessary radiation signal having a frequency band different from that of a desired signal processed by a semiconductor element is generated from an RF circuit, a DC circuit, or the like formed on a mounting surface of a circuit such as the MMIC 5 or the chip resistor 6. Occur. This unnecessary radiation signal is made difficult to leak to the outside by the BGA ball row 9 for suppressing unnecessary radiation arranged on the outermost periphery of the BGA ball 3 connecting the dielectric multilayer substrate 1 and the dielectric multilayer substrate 2. ing.

ここで、比較例として、従来の高周波パッケージに用いられる不要放射抑制用のBGAボール列9について説明する。図2は、従来の高周波パッケージ45の構成を示す比較図である。図2において、高周波パッケージ45は、誘電体多層基板1及び誘電体多層基板2と、誘電体多層基板1と誘電体多層基板2の間を接合するBGAボール3から構成される。また、図1と同様、誘電体多層基板1は、誘電体多層基板2と対向する裏面にMMIC5及びチップ抵抗6が実装されている。誘電体多層基板1と誘電体多層基板2を接続するBGAボール3の外周には、不要放射抑圧用のBGAボール列9が設けられている。この不要放射抑圧用のBGAボール列9は、隣接するボールの間隔が波長λ(誘電体多層基板2内の高周波信号の伝搬波長)の4分の1よりも短い長さの間隔で配置されることにより、不要放射が外部に漏洩するのを防ぐことができる。しかしながら図2に示すように、高周波パッケージ100の不要放射抑圧用のBGAボール列9は、MMIC5の処理する所望の高周波信号の2倍波、3倍波等の高調波を抑制するために、最外周に少なくとも3列(両側で6列)設ける必要がある。このとき、ボール間の距離をdとすると、パッケージの両側で少なくとも6dの距離を有することとなる。このことから、高周波パッケージ100の外周サイズを大きくせざるを得なくなっていた。   Here, as a comparative example, a BGA ball row 9 for suppressing unnecessary radiation used in a conventional high-frequency package will be described. FIG. 2 is a comparative view showing a configuration of a conventional high-frequency package 45. In FIG. 2, the high frequency package 45 includes a dielectric multilayer substrate 1 and a dielectric multilayer substrate 2, and a BGA ball 3 that joins between the dielectric multilayer substrate 1 and the dielectric multilayer substrate 2. As in FIG. 1, the dielectric multilayer substrate 1 has the MMIC 5 and the chip resistor 6 mounted on the back surface facing the dielectric multilayer substrate 2. On the outer periphery of the BGA ball 3 that connects the dielectric multilayer substrate 1 and the dielectric multilayer substrate 2, BGA ball rows 9 for suppressing unnecessary radiation are provided. The unnecessary radiation suppressing BGA ball array 9 is arranged with an interval in which the interval between adjacent balls is shorter than a quarter of the wavelength λ (the propagation wavelength of the high-frequency signal in the dielectric multilayer substrate 2). Therefore, it is possible to prevent unnecessary radiation from leaking to the outside. However, as shown in FIG. 2, the BGA ball array 9 for suppressing unnecessary radiation of the high frequency package 100 is used to suppress harmonics such as the second harmonic and the third harmonic of the desired high frequency signal processed by the MMIC 5. It is necessary to provide at least 3 rows (6 rows on both sides) on the outer periphery. At this time, if the distance between the balls is d, the distance between the two sides of the package is at least 6d. For this reason, the outer peripheral size of the high-frequency package 100 has to be increased.

これに対し、実施の形態1による高周波パッケージ4は、先端短絡誘電体導波管50が、VIA7の配列により形成される短絡面(ショート点)からλ/4の長さの位置に第2の誘電体開口部32を有しており、当該第2の誘電体開口部32に薄膜抵抗8を形成している。MMIC5、チップ抵抗6等のRF回路、DC回路等から発生したこの不要放射信号は、第1の開口穴31から誘電体導波管40に入り、第1の開口穴32から先端短絡誘電体導波管50に入る。ここで、薄膜抵抗8は、VIA7のショート点から抑圧したい不要放射信号の波長のλ/4の位置に形成されているので、薄膜抵抗8は不要放射信号を終端し、パッケージ外への不要放射を抑えることができる。この薄膜抵抗8による不要放射の抑圧効果により、実施の形態1による高周波パッケージ4は、パッケージ外周に設置する不要放射抑圧用のBGAボール列9の列数を削減することができる。図1の例では、不要放射抑圧用のBGAボール列9を2列(両側で4列)としており、図2の比較例に示す従来の高周波パッケージ45の3列(両側で6列)と比べて、最外周がより小さくなることがわかる(ボール間の距離をdとすると、パッケージの両側で少なくとも2dの距離だけ小さくなる。)。   On the other hand, in the high frequency package 4 according to the first embodiment, the tip short-circuited dielectric waveguide 50 is second in the position of λ / 4 from the short-circuit surface (short-point) formed by the arrangement of the VIA 7. A dielectric opening 32 is provided, and the thin film resistor 8 is formed in the second dielectric opening 32. This unwanted radiation signal generated from the RF circuit such as the MMIC 5 and the chip resistor 6, the DC circuit, etc. enters the dielectric waveguide 40 from the first opening hole 31 and from the first opening hole 32 to the tip short-circuited dielectric conductor. Enter the wave tube 50. Here, since the thin film resistor 8 is formed at the position of λ / 4 of the wavelength of the unnecessary radiation signal to be suppressed from the short point of the VIA 7, the thin film resistor 8 terminates the unnecessary radiation signal and causes unnecessary radiation to the outside of the package. Can be suppressed. Due to the effect of suppressing unwanted radiation by the thin film resistor 8, the high frequency package 4 according to the first embodiment can reduce the number of rows of BGA ball rows 9 for suppressing unwanted radiation installed on the outer periphery of the package. In the example of FIG. 1, the BGA ball rows 9 for suppressing unwanted radiation are two rows (four rows on both sides), compared with the three rows (six rows on both sides) of the conventional high-frequency package 45 shown in the comparative example of FIG. 2. Thus, it can be seen that the outermost periphery becomes smaller (when the distance between the balls is d, the distance is reduced by at least 2d on both sides of the package).

以上説明した通り、実施の形態1による高周波パッケージ4は、裏面に高周波回路が搭載された第1の誘電体多層基板1と、上記第1の誘電体多層基板1の裏面と対向して、複数の導電性接続部材3の介在により上記第1の誘電体多層基板1に接合され、当該導電性接続部材3とともに上記高周波回路(MMIC5)を囲む第2の誘電体多層基板2と、を備え、上記第2の誘電体多層基板2は、上記第1の誘電体多層基板1の対向面に形成される接地導体の除去された第1の誘電体開口部31と、内層接地導体層22及びビア10に囲まれて形成される、一端部が上記第1の誘電体開口部31に接続された誘電体導波管40と、上記誘電体導波管40の他端部に接続される第2の誘電体開口部32と、内層接地導体層22及びビア7、17に囲まれて形成される、一端部が上記第2の誘電体開口部32に接続され、他端部が複数のビア列7に短絡した先端短絡誘電体導波管50とを有し、上記導電性接続部材(BGAボール3)は、上記第1の誘電体多層基板1の外周に沿う外側に少なくとも1列配置された不要放射抑制用の導電性接続部材(BGAボール9)を有したことを特徴とする。   As described above, the high-frequency package 4 according to the first embodiment includes the first dielectric multilayer substrate 1 having a high-frequency circuit mounted on the back surface, and a plurality of the high-frequency packages 4 facing the back surface of the first dielectric multilayer substrate 1. A second dielectric multilayer substrate 2 that is joined to the first dielectric multilayer substrate 1 through the conductive connection member 3 and surrounds the high-frequency circuit (MMIC 5) together with the conductive connection member 3, The second dielectric multilayer substrate 2 includes a first dielectric opening 31 from which the ground conductor formed on the opposing surface of the first dielectric multilayer substrate 1 is removed, an inner ground conductor layer 22 and vias. 10, a dielectric waveguide 40 having one end connected to the first dielectric opening 31 and a second connected to the other end of the dielectric waveguide 40. In the dielectric opening 32, the inner ground conductor layer 22 and the vias 7 and 17 A tip short-circuited dielectric waveguide 50 having one end connected to the second dielectric opening 32 and the other end short-circuited to the plurality of via rows 7 formed rarely, The connection member (BGA ball 3) has a conductive connection member (BGA ball 9) for suppressing unnecessary radiation arranged in at least one row on the outer side along the outer periphery of the first dielectric multilayer substrate 1. And

これにより、不要放射信号抑制のための導電性接続部材の配列の数を抑えることができるので、パッケージ最外周のサイズをより小さくすることができる。また、これによって第1の誘電体多層基板1、第2の誘電体多層基板2をより低価格に構成することができる。   Thereby, since the number of arrangement | sequences of the conductive connection member for unnecessary radiation signal suppression can be suppressed, the size of the package outermost periphery can be made smaller. This also makes it possible to configure the first dielectric multilayer substrate 1 and the second dielectric multilayer substrate 2 at a lower cost.

1 誘電体多層基板、2 誘電体多層基板、3 BGAボール、4 高周波パッケージ、5 MMIC、6 チップ抵抗、7 VIA、8 薄膜抵抗、9 不要放射抑制用BGAボール列、10 VIA、21 表面接地導体層、22 内層接地導体層、23 裏面接地導体層、31 第1の誘電体開口部、32 第2の誘電体開口部、40 誘電体導波管、50 先端短絡誘電体導波管、70 VIA。   DESCRIPTION OF SYMBOLS 1 Dielectric multilayer substrate, 2 Dielectric multilayer substrate, 3 BGA ball | bowl, 4 High frequency package, 5 MMIC, 6 Chip resistance, 7 VIA, 8 Thin film resistance, 9 BGA ball row | line for unnecessary radiation suppression, 10 VIA, 21 Surface ground conductor Layer, 22 inner ground conductor layer, 23 back ground conductor layer, 31 first dielectric opening, 32 second dielectric opening, 40 dielectric waveguide, 50 tip short-circuited dielectric waveguide, 70 VIA .

Claims (2)

裏面に高周波回路が搭載された第1の誘電体多層基板と、
上記第1の誘電体多層基板の裏面と対向して、複数の導電性接続部材の介在により上記第1の誘電体多層基板に接合され、当該導電性接続部材とともに上記高周波回路を囲む第2の誘電体多層基板と、
を備え、
上記第2の誘電体多層基板は、上記第1の誘電体多層基板の対向面に形成される接地導体の除去された第1の誘電体開口部と、内層接地導体層及びビアに囲まれて形成される、一端部が上記第1の誘電体開口部に接続された誘電体導波管と、上記誘電体導波管の他端部に接続される第2の誘電体開口部と、内層接地導体層及びビアに囲まれて形成される、一端部が上記第2の誘電体開口部に接続され、他端部が複数のビア列に短絡した先端短絡誘電体導波管とを有し、
上記導電性接続部材は、上記第1の誘電体多層基板の外周に沿う外側に少なくとも1列配置された不要放射抑制用の導電性接続部材を有した高周波パッケージ。
A first dielectric multilayer substrate having a high-frequency circuit mounted on the back surface;
Opposing to the back surface of the first dielectric multilayer substrate, a second conductive material is joined to the first dielectric multilayer substrate by interposition of a plurality of conductive connection members, and surrounds the high-frequency circuit together with the conductive connection members. A dielectric multilayer substrate;
With
The second dielectric multilayer substrate is surrounded by a first dielectric opening formed by removing a ground conductor formed on an opposing surface of the first dielectric multilayer substrate, an inner ground conductor layer and a via. A dielectric waveguide formed at one end connected to the first dielectric opening, a second dielectric opening connected to the other end of the dielectric waveguide, and an inner layer A tip short-circuited dielectric waveguide having one end connected to the second dielectric opening and the other end short-circuited to a plurality of via rows formed by being surrounded by the ground conductor layer and the via; ,
The high-frequency package having the conductive connection member for suppressing unnecessary radiation arranged in at least one row on the outer side along the outer periphery of the first dielectric multilayer substrate.
上記第1の誘電体多層基板、第2の誘電体多層基板は、樹脂基板であることを特徴とする請求項1記載の高周波パッケージ。   2. The high frequency package according to claim 1, wherein the first dielectric multilayer substrate and the second dielectric multilayer substrate are resin substrates.
JP2013071399A 2013-03-29 2013-03-29 High frequency package Expired - Fee Related JP5974956B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2013071399A JP5974956B2 (en) 2013-03-29 2013-03-29 High frequency package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013071399A JP5974956B2 (en) 2013-03-29 2013-03-29 High frequency package

Publications (2)

Publication Number Publication Date
JP2014195032A true JP2014195032A (en) 2014-10-09
JP5974956B2 JP5974956B2 (en) 2016-08-23

Family

ID=51840080

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013071399A Expired - Fee Related JP5974956B2 (en) 2013-03-29 2013-03-29 High frequency package

Country Status (1)

Country Link
JP (1) JP5974956B2 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005012124A (en) * 2003-06-20 2005-01-13 Toshiba Corp High-frequency module, and high-frequency apparatus having the module mounted thereon
WO2006001389A1 (en) * 2004-06-28 2006-01-05 Mitsubishi Denki Kabushiki Kaisha Multilayer dielectric substrate and semiconductor package
JP2011029446A (en) * 2009-07-27 2011-02-10 Nec Corp High-frequency module and method of manufacturing the same
JP2011155287A (en) * 2008-09-05 2011-08-11 Mitsubishi Electric Corp High-frequency circuit package and sensor module
JP2012049592A (en) * 2010-08-24 2012-03-08 Mitsubishi Electric Corp Nonreflective termination resistor circuit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005012124A (en) * 2003-06-20 2005-01-13 Toshiba Corp High-frequency module, and high-frequency apparatus having the module mounted thereon
WO2006001389A1 (en) * 2004-06-28 2006-01-05 Mitsubishi Denki Kabushiki Kaisha Multilayer dielectric substrate and semiconductor package
JP2011155287A (en) * 2008-09-05 2011-08-11 Mitsubishi Electric Corp High-frequency circuit package and sensor module
JP2011029446A (en) * 2009-07-27 2011-02-10 Nec Corp High-frequency module and method of manufacturing the same
JP2012049592A (en) * 2010-08-24 2012-03-08 Mitsubishi Electric Corp Nonreflective termination resistor circuit

Also Published As

Publication number Publication date
JP5974956B2 (en) 2016-08-23

Similar Documents

Publication Publication Date Title
US9648725B2 (en) High-frequency circuit package and sensor module
US10109552B2 (en) High frequency module
US9337522B2 (en) Millimeter-wave system including a waveguide transition connected to a transmission line and surrounded by a plurality of vias
US20130012145A1 (en) Radio module and manufacturing method therefor
CN106104911B (en) High-frequency package
JP4222943B2 (en) Electronic device carrier suitable for high-frequency signal transmission
JP2008048445A (en) Transmission line substrate and semiconductor package
JP2011187812A (en) High-frequency module
WO2013133122A1 (en) High-frequency package
US20150021748A1 (en) Semiconductor device
JP5974956B2 (en) High frequency package
JP2004071772A (en) High-frequency package
US10172230B1 (en) Surface mount technology device
JP2010272585A (en) Flip-chip mounting structure
JP6316232B2 (en) Microwave device
JP2009252912A (en) Semiconductor device for high frequency
JP2018152805A (en) Microwave device
JP2015173140A (en) High frequency package

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150203

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150821

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150825

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20151005

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20160216

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160513

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20160523

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160621

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160704

R151 Written notification of patent or utility model registration

Ref document number: 5974956

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees