Nothing Special   »   [go: up one dir, main page]

JP2013247306A - Manufacturing method of wiring board - Google Patents

Manufacturing method of wiring board Download PDF

Info

Publication number
JP2013247306A
JP2013247306A JP2012121463A JP2012121463A JP2013247306A JP 2013247306 A JP2013247306 A JP 2013247306A JP 2012121463 A JP2012121463 A JP 2012121463A JP 2012121463 A JP2012121463 A JP 2012121463A JP 2013247306 A JP2013247306 A JP 2013247306A
Authority
JP
Japan
Prior art keywords
hole
copper
plating
conductor
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012121463A
Other languages
Japanese (ja)
Inventor
Yosuke Arakawa
洋介 荒川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera SLC Technologies Corp
Original Assignee
Kyocera SLC Technologies Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera SLC Technologies Corp filed Critical Kyocera SLC Technologies Corp
Priority to JP2012121463A priority Critical patent/JP2013247306A/en
Publication of JP2013247306A publication Critical patent/JP2013247306A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a manufacturing method of a wiring board on which an electronic component can be mounted normally without forming a protrusion consisting of copper plating above a through hole, and other insulation layer and a conductor layer can be laminated normally.SOLUTION: The manufacturing method of a wiring board comprises: a step of preparing a double-sided copper-clad plate 3 where a copper foil 2 is clad to both surfaces of an insulating plate 1; a step of boring a through hole 4 in the double-sided copper-clad plate 3 so as to penetrate the copper foil 2 on both surfaces and the insulating plate 1 therebetween with a first diameter D1; a step of forming a plating resist layer 5 that has an opening 6 of second diameter D2 smaller than the first diameter D1 above the through hole 4 with the periphery of the opening 6 projecting above the through hole 4, on the copper foil 2 having double sides; and a step of depositing a through hole conductor 7 consisting of copper plating on the inner wall of the through hole 4, so that both ends of the through hole conductor 7 do not protrude into the opening 6 of the resist layer 5.

Description

本発明は、両面銅張り板に設けられたスルーホール内に銅めっきによりスルーホール導体を形成する工程を含む配線基板の製造方法に関するものである。   The present invention relates to a method for manufacturing a wiring board including a step of forming a through-hole conductor by copper plating in a through-hole provided in a double-sided copper-clad plate.

半導体素子等の電子部品を搭載する配線基板として、絶縁板の両面に銅箔が張着されて成る両面銅張り板を出発材料として用い、この両面銅張り板にドリル加工やレーザ加工によりスルーホールを形成した後、スルーホール内壁および銅箔表面に無電解めっきおよびその上の電解めっきから成る銅めっき層を被着させることによりスルーホール内にスルーホール導体を形成し、しかる後、絶縁板上の銅箔およびその上の銅めっき層を所定のパターンにエッチングして絶縁板の両面に銅箔およびその上の銅めっき層から成る配線導体を有するとともに両面の配線導体同士をスルーホール導体により接続して成る配線基板が知られている。   As a wiring board for mounting electronic components such as semiconductor elements, a double-sided copper-clad board with copper foil attached to both sides of an insulating board is used as a starting material, and through-holes are drilled or laser-processed on this double-sided copper-clad board. After forming a through hole conductor, a through hole conductor is formed in the through hole by depositing a copper plating layer comprising electroless plating and electrolytic plating thereon on the inner wall of the through hole and the copper foil surface, and then on the insulating plate. The copper foil and the copper plating layer on it are etched into a predetermined pattern to have wiring conductors consisting of copper foil and the copper plating layer on both sides of the insulating plate, and the wiring conductors on both sides are connected by through-hole conductors There is known a wiring board formed as described above.

ところが、このような配線基板においては、スルーホール内壁および銅箔表面に電解めっきにより銅めっき層を被着させる際に、両面銅張り板の外周部と中央部とで加わる電界の強さが異なることから、銅箔上の銅めっき層の厚みに大きなバラツキが発生しやすい。このような銅めっき層の厚みのバラツキは、銅箔およびその上の銅めっき層を所定のパターンにエッチングして配線導体を形成する際に、部分的にエッチングの過多や不足を生じさせ、その結果、配線導体を所定のパターンで正確に形成することができずに、配線導体に断線やショート等を発生させやすいとともに微細なパターンの配線導体を形成することが困難であるという問題点を有していた。   However, in such a wiring board, the strength of the electric field applied between the outer peripheral portion and the central portion of the double-sided copper-clad plate is different when the copper plating layer is deposited on the inner wall of the through hole and the copper foil surface by electrolytic plating. For this reason, the thickness of the copper plating layer on the copper foil is likely to vary greatly. Such a variation in the thickness of the copper plating layer partially causes excessive or insufficient etching when the wiring conductor is formed by etching the copper foil and the copper plating layer on the copper foil into a predetermined pattern. As a result, the wiring conductor cannot be accurately formed in a predetermined pattern, and it is easy to cause a disconnection or a short circuit in the wiring conductor, and it is difficult to form a wiring conductor with a fine pattern. Was.

そこで、両面銅張り板にスルーホールを形成するとともにスルーホール内壁および銅箔表面に無電解銅めっき層を被着させた後、その両面銅張り板の両面に、スルーホールの開口と一致する開口部を有するとともに銅箔表面を覆うめっきレジスト層を形成し、その状態でスルーホール内に電解銅めっきを被着させてスルーホール導体を形成する方法が提案されている。   Therefore, after forming a through hole in the double-sided copper-clad plate and depositing an electroless copper plating layer on the inner wall of the through-hole and the copper foil surface, the opening corresponding to the opening of the through-hole is formed on both sides of the double-sided copper-clad plate A method of forming a through-hole conductor by forming a plating resist layer that has a portion and covering the copper foil surface and depositing electrolytic copper plating in the through-hole in that state has been proposed.

この方法によれば、銅箔の表面には無電解銅めっきが被着されているものの、電解銅めっきが被着されないので、均一な厚みの銅箔およびその上の電解銅めっきのみを所定パターンにエッチングすることによって微細なパターンの配線導体を正確に形成することができる。しかしながら、この方法においては、スルーホール内壁に電解銅めっきから成るスルーホール導体を被着させる際に、スルーホール上にはめっきレジスト層が存在しないので、電解銅めっきがめっきレジスト層の開口部内壁に沿ってスルーホールの外側に向けても析出し、その結果、スルーホール上に電解銅めっきから成る突起が形成されてしまい易い。   According to this method, although the electroless copper plating is deposited on the surface of the copper foil, the electrolytic copper plating is not deposited. Therefore, only the copper foil having a uniform thickness and the electrolytic copper plating thereon are patterned. The wiring conductor having a fine pattern can be accurately formed by etching. However, in this method, when a through-hole conductor made of electrolytic copper plating is deposited on the inner wall of the through hole, there is no plating resist layer on the through hole, so that the electrolytic copper plating is the inner wall of the opening of the plating resist layer. Along the outer surface of the through hole, it is deposited, and as a result, a projection made of electrolytic copper plating is likely to be formed on the through hole.

このように、配線基板におけるスルーホール上に銅めっきから成る突起が形成されていると、その配線基板に半導体素子等の電子部品を搭載する際に、電子部品の正常な搭載が銅めっきから成る突起により阻害されてしまう危険性が高くなる。また、この配線基板上に、さらに別の絶縁層と導体層とを積層して配線基板を多層化する場合、別の絶縁層と導体層との正常な積層が銅めっきから成る突起により阻害されてしまう危険性が高くなる。   As described above, when protrusions made of copper plating are formed on the through holes in the wiring board, when electronic parts such as semiconductor elements are mounted on the wiring board, normal mounting of the electronic parts consists of copper plating. There is an increased risk of being blocked by the protrusions. In addition, when another insulating layer and a conductor layer are laminated on this wiring board to multilayer the wiring board, the normal lamination of another insulating layer and the conductor layer is hindered by protrusions made of copper plating. There is a high risk that

特開平11−135940号公報Japanese Patent Laid-Open No. 11-135940

本発明は、両面銅張り板に穿孔したスルーホール内に銅めっき層から成るスルーホール導体を形成する際に、スルーホール上に銅めっきから成る突起が形成されることがなく、電子部品を搭載する際に電子部品を正常に搭載することが可能であるとともに、またその上にさらに別の絶縁層と導体層とを積層して配線基板を多層化する場合であっても、それらの別の絶縁層と導体層とを正常に積層することが可能な配線基板の製造方法を提供することにある。   In the present invention, when a through-hole conductor made of a copper plating layer is formed in a through-hole drilled in a double-sided copper-clad plate, a projection made of copper plating is not formed on the through-hole, and an electronic component is mounted. It is possible to mount electronic components normally when the circuit board is stacked, and even when another insulating layer and a conductor layer are stacked thereon to make a wiring board multilayer, An object of the present invention is to provide a method of manufacturing a wiring board capable of normally laminating an insulating layer and a conductor layer.

本発明の配線基板の製造方法は、絶縁板の両面に銅箔が張着された両面銅張り板を準備する工程と、前記両面銅張り板に、前記両面の銅箔およびその間の絶縁板を第1の直径で貫通するスルーホールを穿孔する工程と、該スルーホール上に前記第1の直径よりも小さな第2の直径の開口部を有するとともに該開口部の周辺が前記スルーホール上に突出するめっきレジスト層を前記両面の銅箔上に形成する工程と、前記スルーホールの内壁に銅めっきから成るスルーホール導体を、該スルーホール導体の両端が前記めっきレジスト層の前記開口部内にはみ出さないように被着させる工程と、を行なうことを特徴とするものである。   The method of manufacturing a wiring board according to the present invention includes a step of preparing a double-sided copper-clad plate in which copper foils are attached to both sides of an insulating plate, and the double-sided copper-clad plate having the double-sided copper foil and an insulating plate therebetween. Drilling a through-hole penetrating at a first diameter, and having an opening having a second diameter smaller than the first diameter on the through-hole, and a periphery of the opening protruding on the through-hole. Forming a plating resist layer on the copper foils on both sides, and a through-hole conductor made of copper plating on the inner wall of the through-hole. Both ends of the through-hole conductor protrude into the opening of the plating resist layer. And the step of depositing so as not to occur.

本発明の配線基板の製造方法によれば、スルーホールが形成された両面銅張り板の両面に、スルーホールの直径より小さい直径の開口部をスルーホール上に有するめっきレジスト層を、その開口部の周辺がスルーホール上に突出するように形成しておくとともに、銅めっきから成るスルーホール導体をその両端がめっきレジスト層の開口部内にはみ出さないようにスルーホール内壁に被着させることから、スルーホール上に銅めっきから成る突起が形成されることがない。したがって、電子部品を搭載する際に電子部品を正常に搭載することが可能である。また、その上にさらに別の絶縁層と導体層とを積層して配線基板を多層化する場合であっても、それらの別の絶縁層と導体層とを正常に積層することが可能な配線基板の製造方法を提供することにある。   According to the method for manufacturing a wiring board of the present invention, the plating resist layer having an opening having a diameter smaller than the diameter of the through hole on both sides of the double-sided copper-clad plate on which the through hole is formed. Since the periphery of each of the through holes is formed so as to protrude on the through hole, and the through hole conductor made of copper plating is deposited on the inner wall of the through hole so that both ends thereof do not protrude into the opening of the plating resist layer, No protrusion made of copper plating is formed on the through hole. Therefore, it is possible to normally mount the electronic component when mounting the electronic component. In addition, even when another insulating layer and a conductor layer are further laminated thereon to form a multilayer wiring board, the other insulating layer and the conductor layer can be normally laminated. It is to provide a method for manufacturing a substrate.

図1(a)〜(c)は、本発明の配線基板の製造方法の実施形態の一例を説明するための工程毎の要部概略断面図である。FIG. 1A to FIG. 1C are schematic cross-sectional views of main parts for each process for explaining an example of an embodiment of a method for manufacturing a wiring board according to the present invention. 図2(d)〜(f)は、本発明の配線基板の製造方法の実施形態の一例を説明するための工程毎の要部概略断面図である。2D to 2F are schematic cross-sectional views of main parts for each process for explaining an example of the embodiment of the method for manufacturing a wiring board according to the present invention. 図3(a)〜(c)は、本発明の配線基板の製造方法の実施形態の別の例を説明するための工程毎の要部概略断面図である。FIGS. 3A to 3C are schematic cross-sectional views of relevant parts for each step for explaining another example of the embodiment of the method for manufacturing a wiring board of the present invention. 図4(d)〜(f)は、本発明の配線基板の製造方法の実施形態の別の例を説明するための工程毎の要部概略断面図である。4D to 4F are schematic cross-sectional views of main parts for each process for explaining another example of the embodiment of the method for manufacturing a wiring board according to the present invention.

次に、本発明の配線基板の製造方法における実施形態の一例を添付の図1(a)〜(c)および図2(d)〜(e)を基に説明する。   Next, an example of an embodiment of the method for manufacturing a wiring board according to the present invention will be described with reference to FIGS. 1 (a) to 1 (c) and FIGS. 2 (d) to 2 (e).

先ず、図1(a)に示すように、絶縁板1の両面に銅箔2が張着された両面銅張り板3を準備する。   First, as shown in FIG. 1A, a double-sided copper-clad plate 3 having a copper foil 2 attached to both sides of an insulating plate 1 is prepared.

絶縁板1は、例えばガラスクロスにエポキシ樹脂やビスマレイミドトリアジン樹脂等の熱硬化性樹脂を含浸させて熱硬化させた板状体から成り、例えば40〜800μm程度の厚みである。   The insulating plate 1 is made of, for example, a plate-like body obtained by impregnating a glass cloth with a thermosetting resin such as an epoxy resin or a bismaleimide triazine resin, and has a thickness of about 40 to 800 μm, for example.

銅箔2は、例えば厚みが5〜18μm程度の電解銅箔から成り、硬化前の絶縁板1の両面に積層するとともに絶縁板1を熱硬化させることにより絶縁板1の両面に張着される。   The copper foil 2 is made of, for example, an electrolytic copper foil having a thickness of about 5 to 18 μm, and is laminated on both surfaces of the insulating plate 1 by being laminated on both surfaces of the insulating plate 1 before curing and thermally curing the insulating plate 1. .

次に、図1(b)に示すように、両面銅張り板3に、両面の銅箔2およびそれらの間の絶縁板1を貫通するスルーホール4を穿孔する。スルーホール4の直径D1は、例えば70〜150μm程度である。スルーホール4の穿孔は、ドリル加工やレーザ加工、ブラスト加工等の穿孔技術を採用することにより行なわれる。   Next, as shown in FIG.1 (b), the through-hole 4 which penetrates the copper foil 2 of both surfaces and the insulating plate 1 between them is drilled in the double-sided copper-clad board 3. FIG. The diameter D1 of the through hole 4 is, for example, about 70 to 150 μm. The through hole 4 is drilled by employing a drilling technique such as drilling, laser processing, or blasting.

次に、スルーホール4の内壁および銅箔2の表面に図示しない無電解銅めっき層を被着させる。無電解銅めっき層の厚みは、例えば0.1〜1μm程度である。このような無電解銅めっき層は、スルーホール4の内壁および銅箔2の表面に無電解めっき用のパラジウム触媒を付着させるとともに、パラジウム触媒が付着された両面銅張り板3を周知の無電解銅めっき液中に浸漬することにより形成される。   Next, an electroless copper plating layer (not shown) is deposited on the inner wall of the through hole 4 and the surface of the copper foil 2. The thickness of the electroless copper plating layer is, for example, about 0.1 to 1 μm. Such an electroless copper plating layer attaches a palladium catalyst for electroless plating to the inner wall of the through-hole 4 and the surface of the copper foil 2, and the well-known electroless copper-plated plate 3 to which the palladium catalyst is attached. It is formed by dipping in a copper plating solution.

次に、図1(c)に示すように、無電解銅めっき層が被着された両面の銅箔2の上に、めっきレジスト層5を形成する。めっきレジスト層5は、例えばアクリル変性エポキシ樹脂等の熱硬化性樹脂から成り、スルーホール4上に開口部6を有している。開口部6の直径D2はスルーホール4の直径D1より30〜50μm程度小さく、それにより開口部6の周囲のめっきレジスト層5がスルーホール4上に庇のように15〜25μm程度突出している。めっきレジスト層5の厚みは、例えば25〜50μm程度である。このようなめっきレジスト層5は、アクリル変性エポキシ樹脂等の感光性を有する樹脂から成るドライフィルムをスルーホール4が形成された銅箔2上に貼着するとともに、フォトリソグラフィー技術を採用して開口部6を有するように露光および現像することにより形成される。   Next, as shown in FIG.1 (c), the plating resist layer 5 is formed on the copper foil 2 of both surfaces with which the electroless copper plating layer was adhere | attached. The plating resist layer 5 is made of a thermosetting resin such as an acrylic-modified epoxy resin and has an opening 6 on the through hole 4. The diameter D2 of the opening 6 is smaller than the diameter D1 of the through hole 4 by about 30 to 50 μm, so that the plating resist layer 5 around the opening 6 protrudes from the through hole 4 by about 15 to 25 μm like a ridge. The thickness of the plating resist layer 5 is, for example, about 25 to 50 μm. Such a plating resist layer 5 is formed by adhering a dry film made of a photosensitive resin such as an acrylic-modified epoxy resin on the copper foil 2 on which the through holes 4 are formed, and using a photolithography technique to open the plating resist layer 5. It is formed by exposing and developing so as to have a portion 6.

次に、図2(d)に示すように、無電解銅めっき層が被着されたスルーホール4の内壁に電解銅めっきを被着させて無電解銅めっきおよびその上の電解銅めっきから成るスルーホール導体7を形成する。このような電解銅めっきは、めっきレジスト層5が形成された両面銅張り板3を周知の電解銅めっき液中に浸漬するとともに、両面銅張り板3の表面に被着された無電解銅めっき層を介して電解めっきのための電荷を供給することにより形成される。このとき、スルーホール導体7の両端がめっきレジスト層5の開口部6内にはみ出さないように被着させることが重要である。具体的にはスルーホール導体7の両端の厚みが10〜20μm程度となるように被着させる。それにより、スルーホール上に銅めっきから成る突起が形成されることが防止される。なお、スルーホール4の両端部では、めっきレジスト層5の開口部6の周囲がスルーホール4上に庇のように突出していることから、電解銅めっき液の流れが滞る。そのため、スルーホール4の両端部においては電解銅めっきの析出が抑制されて、スルーホール導体7の両端部の厚みはめっきレジスト層5側に向けて徐々に薄くなる。したがって、スルーホール導体7の両端がめっきレジスト層5の開口部6内にはみ出さない10〜20μm程度の厚みであっても、スルーホール4の中央部では、15〜25μm程度の厚みのスルーホール導体7を被着させることができる。   Next, as shown in FIG. 2 (d), the inner wall of the through hole 4 to which the electroless copper plating layer is applied is applied, and the electroless copper plating and the electrolytic copper plating thereon are formed. A through-hole conductor 7 is formed. In such electrolytic copper plating, the double-sided copper-clad plate 3 on which the plating resist layer 5 is formed is immersed in a well-known electrolytic copper-plating solution, and the electroless copper-plated coating applied to the surface of the double-sided copper-clad plate 3 It is formed by supplying a charge for electrolytic plating through the layer. At this time, it is important that both ends of the through-hole conductor 7 are attached so as not to protrude into the opening 6 of the plating resist layer 5. Specifically, the through-hole conductor 7 is deposited so that the thickness at both ends is about 10 to 20 μm. Thereby, it is possible to prevent a protrusion made of copper plating from being formed on the through hole. In addition, since the periphery of the opening 6 of the plating resist layer 5 protrudes like a ridge over the through hole 4 at both ends of the through hole 4, the flow of the electrolytic copper plating solution is stagnant. Therefore, deposition of electrolytic copper plating is suppressed at both end portions of the through hole 4, and the thickness of both end portions of the through hole conductor 7 is gradually reduced toward the plating resist layer 5 side. Therefore, even if the through hole conductor 7 has a thickness of about 10 to 20 μm that does not protrude into the opening 6 of the plating resist layer 5, the through hole 4 has a thickness of about 15 to 25 μm at the center of the through hole 4. A conductor 7 can be deposited.

次に、図2(e)に示すように、両面銅張り板3からめっきレジスト層5を剥離除去する。めっきレジスト層5の剥離には周知のアルカリ系のレジスト剥離液を用いればよい。   Next, as shown in FIG. 2 (e), the plating resist layer 5 is peeled and removed from the double-sided copper-clad plate 3. A known alkaline resist stripping solution may be used for stripping the plating resist layer 5.

次に、図2(f)に示すように、両面の銅箔2およびその上の無電解銅めっき層を周知のサブトラクティブ法により所定パターンにエッチングすることにより、絶縁板1の上下面に銅箔およびその上の無電解銅めっき層から成る配線導体8を形成する。これによって、本発明による配線基板が完成する。この場合、銅箔2の表面には無電解銅めっきが被着されているものの、電解銅めっきが被着されていないので、均一な厚みの銅箔2およびその上の電解銅めっきのみを所定パターンにエッチングすることによって微細なパターンの配線導体8を正確に形成することができる。さらに、スルーホール4上に銅めっきから成る突起が形成されることがない。したがって、電子部品を搭載する際に電子部品を正常に搭載することが可能である。また、その上にさらに別の絶縁層と導体層とを積層して配線基板を多層化する場合であっても、それらの別の絶縁層と導体層とを正常に積層することが可能となる。   Next, as shown in FIG. 2 (f), the copper foils 2 on both sides and the electroless copper plating layer thereon are etched into a predetermined pattern by a well-known subtractive method, whereby copper is formed on the upper and lower surfaces of the insulating plate 1. A wiring conductor 8 comprising a foil and an electroless copper plating layer thereon is formed. Thereby, the wiring board according to the present invention is completed. In this case, although the electroless copper plating is applied to the surface of the copper foil 2, since the electrolytic copper plating is not applied, only the copper foil 2 having a uniform thickness and the electrolytic copper plating thereon are predetermined. By etching the pattern, the wiring conductor 8 having a fine pattern can be accurately formed. Further, no protrusion made of copper plating is formed on the through hole 4. Therefore, it is possible to normally mount the electronic component when mounting the electronic component. Moreover, even when another insulating layer and a conductor layer are further laminated thereon to form a multilayer wiring board, it becomes possible to normally laminate those other insulating layers and conductor layers. .

なお、本発明は上述の実施形態の一例に限定されるものではなく、本発明の要旨を逸脱しない範囲であれば、種々の変更は可能であることはいうまでもない。例えば、上述の実施の形態の一例では、スルーホール導体7を形成した後に、両面の銅箔を所定パターンにエッチングして配線導体8を形成したが、スルーホール導体7を形成する前に両面の銅箔を所定パターンにエッチングして配線導体8を形成してもよい。そのような例を図3(a)〜(c)および図4(d)〜(f)を基にして以下に説明する。なお、この例において、上述した実施形態の一例と同様の部分には同様の符号を付し、その詳細な説明は省略する。   In addition, this invention is not limited to an example of the above-mentioned embodiment, and it cannot be overemphasized that a various change is possible if it is a range which does not deviate from the summary of this invention. For example, in the example of the above-described embodiment, after the through-hole conductor 7 is formed, the copper foils on both sides are etched into a predetermined pattern to form the wiring conductor 8. The wiring conductor 8 may be formed by etching the copper foil into a predetermined pattern. Such an example will be described below based on FIGS. 3A to 3C and FIGS. 4D to 4F. In addition, in this example, the same code | symbol is attached | subjected to the part similar to an example of embodiment mentioned above, and the detailed description is abbreviate | omitted.

先ず、図3(a)に示すように、両面銅張り板3を準備する。この両面銅張り板3は、上述した実施形態の一例で説明したものと同様のものである。   First, as shown in FIG. 3A, a double-sided copper-clad plate 3 is prepared. This double-sided copper-clad plate 3 is the same as that described in the example of the embodiment described above.

次に、図3(b)に示すように、両面の銅箔2を周知のサブトラクティブ法により所定パターンにエッチングすることにより、絶縁板1の上下面に銅箔から成る配線導体8を形成する。この場合、均一な厚みの銅箔2のみを所定パターンにエッチングすることによって微細なパターンの配線導体8を正確に形成することができる。   Next, as shown in FIG. 3B, the wiring conductors 8 made of copper foil are formed on the upper and lower surfaces of the insulating plate 1 by etching the copper foils 2 on both sides into a predetermined pattern by a known subtractive method. . In this case, the wiring conductor 8 having a fine pattern can be accurately formed by etching only the copper foil 2 having a uniform thickness into a predetermined pattern.

次に、図3(c)に示すように、両面の銅箔から成る配線導体8およびそれらの間の絶縁板1を貫通するスルーホール4を穿孔する。スルーホール4の直径D1や穿孔方法は、上述した実施形態の一例で説明したものと同様のものである。   Next, as shown in FIG.3 (c), the through-hole 4 which penetrates the wiring conductor 8 which consists of copper foil of both surfaces, and the insulating board 1 between them is drilled. The diameter D1 and the drilling method of the through hole 4 are the same as those described in the example of the embodiment described above.

次に、スルーホール4の内壁および配線導体8の表面および絶縁板1の表面に図示しない無電解銅めっき層を被着させる。無電解銅めっき層の厚みや被着方法は、上述した実施形態の一例で説明したものと同様のものである。   Next, an electroless copper plating layer (not shown) is deposited on the inner wall of the through hole 4, the surface of the wiring conductor 8, and the surface of the insulating plate 1. The thickness and the deposition method of the electroless copper plating layer are the same as those described in the example of the embodiment described above.

次に、図4(d)に示すように、無電解銅めっき層が被着された両面の配線導体8の上に、めっきレジスト層5を形成する。めっきレジスト層5は、スルーホール4上に開口部6を有している。開口部6の直径D2はスルーホール4の直径D1より30〜50μm程度小さく、それにより開口部6の周囲のめっきレジスト層5がスルーホール4上に庇のように15〜25μm程度突出している。めっきレジスト5の組成や厚み、形成方法は上述した実施形態の一例で説明したものと同様のものである。   Next, as shown in FIG. 4 (d), a plating resist layer 5 is formed on the wiring conductors 8 on both sides to which the electroless copper plating layer is applied. The plating resist layer 5 has an opening 6 on the through hole 4. The diameter D2 of the opening 6 is smaller than the diameter D1 of the through hole 4 by about 30 to 50 μm, so that the plating resist layer 5 around the opening 6 protrudes from the through hole 4 by about 15 to 25 μm like a ridge. The composition, thickness, and formation method of the plating resist 5 are the same as those described in the example of the embodiment described above.

次に、図4(e)に示すように、無電解銅めっき層が被着されたスルーホール4の内壁に電解銅めっきを被着させて無電解銅めっきおよびその上の電解銅めっきから成るスルーホール導体7を形成する。このとき、上述した実施形態の一例と同様に、スルーホール導体7の両端がめっきレジスト層5の開口部6内にはみ出さないように被着させることが重要である。具体的にはスルーホール導体7の両端の厚みが10〜20μm程度となるように被着させる。それにより、スルーホール上に銅めっきから成る突起が形成されることが防止される。なお、スルーホール4の両端部では、めっきレジスト層5の開口部6の周囲がスルーホール4上に庇のように突出していることから、電解銅めっき液の流れが滞る。そのため、スルーホール4の両端部においては電解銅めっきの析出が抑制されて、スルーホール導体7の両端部の厚みはめっきレジスト層5側に向けて徐々に薄くなる。したがって、スルーホール導体7の両端がめっきレジスト層5の開口部6内にはみ出さない10〜20μm程度の厚みであっても、スルーホール4の中央部では、15〜25μm程度の厚みのスルーホール導体7を被着させることができる。   Next, as shown in FIG. 4E, the electrolytic copper plating is applied to the inner wall of the through hole 4 to which the electroless copper plating layer is applied, and the electroless copper plating and the electrolytic copper plating thereon are formed. A through-hole conductor 7 is formed. At this time, it is important that the both ends of the through-hole conductor 7 are deposited so as not to protrude into the opening 6 of the plating resist layer 5 as in the example of the embodiment described above. Specifically, the through-hole conductor 7 is deposited so that the thickness at both ends is about 10 to 20 μm. Thereby, it is possible to prevent a protrusion made of copper plating from being formed on the through hole. In addition, since the periphery of the opening 6 of the plating resist layer 5 protrudes like a ridge over the through hole 4 at both ends of the through hole 4, the flow of the electrolytic copper plating solution is stagnant. Therefore, deposition of electrolytic copper plating is suppressed at both end portions of the through hole 4, and the thickness of both end portions of the through hole conductor 7 is gradually reduced toward the plating resist layer 5 side. Therefore, even if the through hole conductor 7 has a thickness of about 10 to 20 μm that does not protrude into the opening 6 of the plating resist layer 5, the through hole 4 has a thickness of about 15 to 25 μm at the center of the through hole 4. A conductor 7 can be deposited.

次に、図4(f)に示すように、めっきレジスト層5を剥離除去する。めっきレジスト層5の剥離は、上述した実施形態の一例で説明したものと同様にして行なう。   Next, as shown in FIG. 4F, the plating resist layer 5 is peeled and removed. The plating resist layer 5 is peeled in the same manner as described in the example of the embodiment described above.

最後に、配線導体8および絶縁板1表面の無電解銅めっき層をエッチング除去することにより本発明の実施形態の他の例による配線基板が完成する。この場合、均一な厚みの銅箔2のみを所定パターンにエッチングすることによって微細なパターンの配線導体8を正確に形成することができる。また、スルーホール4上に銅めっきから成る突起が形成されることがない。したがって、電子部品を搭載する際に電子部品を正常に搭載することが可能である。また、その上にさらに別の絶縁層と導体層とを積層して配線基板を多層化する場合であっても、それらの別の絶縁層と導体層とを正常に積層することが可能となる。   Finally, the electroless copper plating layer on the surface of the wiring conductor 8 and the insulating plate 1 is removed by etching to complete a wiring board according to another example of the embodiment of the present invention. In this case, the wiring conductor 8 having a fine pattern can be accurately formed by etching only the copper foil 2 having a uniform thickness into a predetermined pattern. Further, no protrusion made of copper plating is formed on the through hole 4. Therefore, it is possible to normally mount the electronic component when mounting the electronic component. Moreover, even when another insulating layer and a conductor layer are further laminated thereon to form a multilayer wiring board, it becomes possible to normally laminate those other insulating layers and conductor layers. .

1 絶縁板
2 銅箔
3 両面銅張り板
4 スルーホール
5 めっきレジスト層
6 めっきレジスト層の開口部
7 スルーホール導体
8 配線導体
DESCRIPTION OF SYMBOLS 1 Insulation board 2 Copper foil 3 Double-sided copper-clad board 4 Through-hole 5 Plating resist layer 6 Plating resist layer opening 7 Through-hole conductor 8 Wiring conductor

Claims (1)

絶縁板の両面に銅箔が張着された両面銅張り板を準備する工程と、前記両面銅張り板に、前記両面の銅箔およびその間の絶縁板を第1の直径で貫通するスルーホールを穿孔する工程と、該スルーホール上に前記第1の直径よりも小さな第2の直径の開口部を有するとともに該開口部の周辺が前記スルーホール上に突出するめっきレジスト層を前記両面の銅箔上に形成する工程と、前記スルーホールの内壁に銅めっきから成るスルーホール導体を、該スルーホール導体の両端が前記めっきレジスト層の前記開口部内にはみ出さないように被着させる工程と、を行なうことを特徴とする配線基板の製造方法。   A step of preparing a double-sided copper-clad plate in which copper foil is attached to both sides of the insulating plate, and a through-hole penetrating the double-sided copper-clad plate and the insulating plate therebetween with a first diameter in the double-sided copper-clad plate A step of perforating, and a plating resist layer having an opening having a second diameter smaller than the first diameter on the through hole and having a periphery of the opening projecting on the through hole. And a step of depositing a through-hole conductor made of copper plating on the inner wall of the through-hole so that both ends of the through-hole conductor do not protrude into the opening of the plating resist layer. A method for manufacturing a wiring board, comprising:
JP2012121463A 2012-05-29 2012-05-29 Manufacturing method of wiring board Pending JP2013247306A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012121463A JP2013247306A (en) 2012-05-29 2012-05-29 Manufacturing method of wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012121463A JP2013247306A (en) 2012-05-29 2012-05-29 Manufacturing method of wiring board

Publications (1)

Publication Number Publication Date
JP2013247306A true JP2013247306A (en) 2013-12-09

Family

ID=49846840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012121463A Pending JP2013247306A (en) 2012-05-29 2012-05-29 Manufacturing method of wiring board

Country Status (1)

Country Link
JP (1) JP2013247306A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04349693A (en) * 1991-05-27 1992-12-04 Yamashita Saakitetsuku Kk Method of throughhole working in printed wiring board
JPH05299836A (en) * 1992-04-22 1993-11-12 Nippon Avionics Co Ltd Printed wiring board and manufacture thereof
JP2005286299A (en) * 2004-03-03 2005-10-13 Mitsubishi Paper Mills Ltd Circuit board manufacturing method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04349693A (en) * 1991-05-27 1992-12-04 Yamashita Saakitetsuku Kk Method of throughhole working in printed wiring board
JPH05299836A (en) * 1992-04-22 1993-11-12 Nippon Avionics Co Ltd Printed wiring board and manufacture thereof
JP2005286299A (en) * 2004-03-03 2005-10-13 Mitsubishi Paper Mills Ltd Circuit board manufacturing method

Similar Documents

Publication Publication Date Title
US8541695B2 (en) Wiring board and method for manufacturing the same
KR20090110596A (en) Printed Circuit Board and Manufacturing Method
US10674608B2 (en) Printed circuit board and manufacturing method thereof
JP6795137B2 (en) Manufacturing method of printed circuit board with built-in electronic elements
JP5908003B2 (en) Printed circuit board and printed circuit board manufacturing method
WO2013161181A1 (en) Multilayer wiring substrate
JP2015185828A (en) Electronic component built-in multilayer wiring board and method for manufacturing the same
KR100965341B1 (en) Manufacturing method of printed circuit board
KR20140098675A (en) Wiring substrate and method for manufacturing the same
KR101070798B1 (en) PCB and manufacturing method thereof
KR100744994B1 (en) Multilayer printed circuit board and its manufacturing method
KR100674321B1 (en) Printed circuit board with improved heat dissipation and its manufacturing method
JP2009010266A (en) Printed circuit board and method of manufacturing same
JP2012160559A (en) Method for manufacturing wiring board
JP2020057767A (en) Printed wiring board
KR100704920B1 (en) Printed circuit board and manufacturing method using bump board
CN111629513B (en) Multi-layer circuit board structure with through hole and blind hole and its making method
KR20100095742A (en) Manufacturing method for embedded pcb, and embedded pcb structure using the same
JP2013247306A (en) Manufacturing method of wiring board
KR100789521B1 (en) Manufacturing method of multilayer printed circuit board
JP5409480B2 (en) Wiring board manufacturing method
KR100658437B1 (en) Printed circuit board and manufacturing method using bump board
JP2010262954A (en) Method for manufacturing wiring board
KR100704917B1 (en) Printed Circuit Board and Manufacturing Method
KR101156924B1 (en) Method of manufacturing printed curcuit board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150105

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20151020

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20151023

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20160303