Nothing Special   »   [go: up one dir, main page]

JP2010222174A - Nitride semiconductor structure - Google Patents

Nitride semiconductor structure Download PDF

Info

Publication number
JP2010222174A
JP2010222174A JP2009070609A JP2009070609A JP2010222174A JP 2010222174 A JP2010222174 A JP 2010222174A JP 2009070609 A JP2009070609 A JP 2009070609A JP 2009070609 A JP2009070609 A JP 2009070609A JP 2010222174 A JP2010222174 A JP 2010222174A
Authority
JP
Japan
Prior art keywords
nitride semiconductor
thin film
semiconductor substrate
area
mask material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009070609A
Other languages
Japanese (ja)
Other versions
JP5095653B2 (en
Inventor
Tetsuya Akasaka
哲也 赤坂
Yasuyuki Kobayashi
康之 小林
Makoto Kakazu
誠 嘉数
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP2009070609A priority Critical patent/JP5095653B2/en
Publication of JP2010222174A publication Critical patent/JP2010222174A/en
Application granted granted Critical
Publication of JP5095653B2 publication Critical patent/JP5095653B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a nitride semiconductor structure having a flat plane or a hetero interface in an atomic level. <P>SOLUTION: The nitride semiconductor substrate 101 is GaN having (0001) plane as a principal orientation plane and 1×10<SP>5</SP>cm<SP>-2</SP>density of threading dislocations 104 including a helical component. A masking material 102 (a silicon oxide thin film having 100 nm thickness) is formed on the principal orientation plane of the nitride semiconductor substrate 101. The masking material 102 has a plurality of apertures 103, and each aperture 103 is a regular hexagon having 8 μm sides. A GaN thin film 105 having 500 nm thickness is formed in each aperture 103. By examining the relationship between the density of threading dislocations 104 and the area of the aperture 103 under various conditions, it is found that when the density of threading dislocations is N cm<SP>-2</SP>, the surface of the nitride semiconductor thin film formed in each aperture 103 is made flat provided that the area of each aperture 103 is not more than 1/N cm<SP>2</SP>. <P>COPYRIGHT: (C)2011,JPO&INPIT

Description

本発明は、窒化物半導体構造に関し、より詳細には、原子レベルで平坦な表面または界面を有する窒化物半導体薄膜構造に関する。   The present invention relates to a nitride semiconductor structure, and more particularly to a nitride semiconductor thin film structure having a flat surface or interface at an atomic level.

窒化物半導体は、B、Al、Ga、In等のIII族元素のうち少なくとも1つ以上の元素と、V族元素である窒素との化合物であり、一般式Al1−a−b−cGaInN(0≦a≦1、0≦b≦1、0≦c≦1)で表される。窒化物半導体薄膜の表面や、2層以上の窒化物半導体薄膜を積層したヘテロ構造の界面の平坦性は、物性解明や素子応用の観点から、原子レベルで平滑であることが望ましい。特に、障壁層と量子井戸層との間の界面が原子レベルで平坦であれば、量子井戸内に形成される量子準位(サブバンド)のエネルギー的な広がり(揺らぎ)が小さくなる。その結果、量子井戸の発光スペクトルが峡鋭化したり、サブバンドを利用する素子(共鳴トンネルダイオード、光スイッチ素子、カスケードレーザ等)の特性を向上したりすることができる。 A nitride semiconductor is a compound of at least one element among group III elements such as B, Al, Ga, and In and nitrogen that is a group V element, and has a general formula of Al 1-abc B It is represented by a Ga b In c N (0 ≦ a ≦ 1, 0 ≦ b ≦ 1, 0 ≦ c ≦ 1). The flatness of the surface of the nitride semiconductor thin film or the interface of the heterostructure in which two or more nitride semiconductor thin films are laminated is desirably smooth at the atomic level from the viewpoint of elucidation of physical properties and device application. In particular, if the interface between the barrier layer and the quantum well layer is flat at the atomic level, the energy spread (fluctuation) of quantum levels (subbands) formed in the quantum well is reduced. As a result, the emission spectrum of the quantum well can be sharpened, and the characteristics of elements (resonant tunnel diodes, optical switch elements, cascade lasers, etc.) that use subbands can be improved.

ここで、砒化物半導体であるGaAsのエピタキシャル成長において、成長領域をメサやマスク材によって制限する選択成長法によって、原子レベルで平坦な表面やヘテロ界面が得られることが報告されている(特許文献1及び2参照)。これらの発明において、半導体基板上に成長する薄膜材料のマイグレーション長、もしくは気相での横方向での拡散長のうち、短い方の長さを直径とする領域に選択成長することによって目的を達している。   Here, in the epitaxial growth of GaAs which is an arsenide semiconductor, it has been reported that a flat surface or heterointerface can be obtained at the atomic level by a selective growth method in which a growth region is limited by a mesa or a mask material (Patent Document 1). And 2). In these inventions, the object is achieved by selectively growing in a region whose diameter is the shorter of the migration length of the thin film material grown on the semiconductor substrate or the lateral diffusion length in the gas phase. ing.

ところが、窒化物半導体のエピタキシャル成長においては、半導体基板や、半導体基板とエピタキシャル成長した窒化物半導体薄膜の界面から伸びる、らせん成分を有する貫通転位が高密度に存在するため、窒化物半導体薄膜の表面やヘテロ界面の平坦性は損なわれていた。非特許文献1では、らせん成分を含む転位を起源とするスパイラル成長のため、選択成長したGaNの表面が高密度の原子ステップとテラスから構成されていて、GaAsの場合よりも平坦性が悪いことが報告されている。最も広い原子テラスが成長領域に占める割合はせいぜい1〜2%である。   However, in the epitaxial growth of nitride semiconductors, threading dislocations having a helical component extending from the semiconductor substrate and the interface between the semiconductor substrate and the epitaxially grown nitride semiconductor thin film are present in a high density. The flatness of the interface was impaired. In Non-Patent Document 1, because of the spiral growth originating from dislocations containing a helical component, the surface of the selectively grown GaN is composed of high-density atomic steps and terraces, and the flatness is worse than that of GaAs. Has been reported. The proportion of the largest atomic terrace in the growth region is at most 1-2%.

また、特許文献1及び2では、半導体基板の転位が半導体薄膜成長に与える影響に関しては言及されていない。   Patent Documents 1 and 2 do not mention the influence of dislocations in the semiconductor substrate on the growth of the semiconductor thin film.

特願平8−54422号公報Japanese Patent Application No. 8-54422 特願平8−153618号公報Japanese Patent Application No. 8-153618

T. Akasaka, T. Nishida, S. Ando, and N. Kobayashi, Japanese Journal of Applied Physics vol. 37 (1998) pp. L842-844.T. Akasaka, T. Nishida, S. Ando, and N. Kobayashi, Japanese Journal of Applied Physics vol. 37 (1998) pp. L842-844.

このように、窒化物半導体薄膜では、例え選択成長法を用いたとしても、らせん成分を有する貫通転位の影響により原子レベルで平坦な表面やヘテロ界面を作製することは不可能であった。さらに、らせん成分を有する貫通転位の密度やマスク材の開口部の大きさが、窒化物半導体薄膜の表面やヘテロ界面の平坦性に与える影響も検討されていなかった。   As described above, in the nitride semiconductor thin film, even if the selective growth method is used, it is impossible to produce a flat surface or heterointerface at the atomic level due to the influence of threading dislocations having a helical component. Furthermore, the influence of the density of threading dislocations having a helical component and the size of the opening of the mask material on the flatness of the surface of the nitride semiconductor thin film and the heterointerface has not been studied.

本発明は、このような問題に鑑みてなされたもので、その目的は、原子レベルで平坦な表面またはヘテロ界面を有する窒化物半導体構造を提供することにある。   The present invention has been made in view of such problems, and an object thereof is to provide a nitride semiconductor structure having a flat surface or heterointerface at the atomic level.

このような目的を達成するために、本発明の第1の態様は、窒化物半導体基板と、前記窒化物半導体基板上に形成された、複数の開口部を有するマスク層と、前記複数の開口部のそれぞれに形成された複数の窒化物半導体薄膜とを備える窒化物半導体構造であって、各開口部の面積は、前記窒化物半導体基板のらせん成分を含む貫通転位密度の逆数より狭いことを特徴とする。   In order to achieve such an object, according to a first aspect of the present invention, there is provided a nitride semiconductor substrate, a mask layer formed on the nitride semiconductor substrate and having a plurality of openings, and the plurality of openings. A nitride semiconductor structure comprising a plurality of nitride semiconductor thin films formed on each of the portions, wherein the area of each opening is narrower than the reciprocal of the threading dislocation density including the helical component of the nitride semiconductor substrate. Features.

また、本発明の第2の態様は、第1の態様において、前記貫通転位密度は、10cm−2以上10cm−2以下であり、各開口部内に形成された窒化物半導体薄膜の表面を構成する原子テラスのうち、最も広い原子テラスの面積が表面積の80%以上であることを特徴とする。 In addition, according to a second aspect of the present invention, in the first aspect, the threading dislocation density is 10 3 cm −2 or more and 10 7 cm −2 or less, and the nitride semiconductor thin film formed in each opening Among the atomic terraces constituting the surface, the area of the largest atomic terrace is 80% or more of the surface area.

また、本発明の第3の態様は、窒化物半導体基板と、前記窒化物半導体基板上に形成された、複数の開口部を有するマスク層と、前記複数の開口部のそれぞれに形成された複数の窒化物半導体多層薄膜とを備える窒化物半導体構造であって、各開口部の面積は、前記窒化物半導体基板のらせん成分を含む貫通転位密度の逆数より狭いことを特徴とする。   According to a third aspect of the present invention, there is provided a nitride semiconductor substrate, a mask layer having a plurality of openings formed on the nitride semiconductor substrate, and a plurality of openings formed in each of the plurality of openings. A nitride semiconductor structure including the nitride semiconductor multilayer thin film, wherein an area of each opening is narrower than a reciprocal of a threading dislocation density including a helical component of the nitride semiconductor substrate.

また、本発明の第4の態様は、第3の態様において、前記貫通転位密度は、10cm−2以上10cm−2以下であり、各開口部内に形成された窒化物半導体多層薄膜の少なくとも1つの界面において、前記界面を構成する原子テラスのうち、最も広い原子テラスの面積が前記界面の面積の80%以上であることを特徴とする。 According to a fourth aspect of the present invention, in the third aspect, the threading dislocation density is 10 3 cm −2 or more and 10 7 cm −2 or less, and the nitride semiconductor multilayer thin film formed in each opening In the at least one interface, the widest atomic terrace among the atomic terraces constituting the interface is 80% or more of the area of the interface.

また、本発明の第5の態様は、第1から第4の態様のいずれかにおいて、前記窒化物半導体基板は、サファイアと、前記サファイアの主方位面上に形成された第2のマスク材と、前記第2のマスク材上に横方向成長した窒化物半導体薄膜とを備えることを特徴とする。   According to a fifth aspect of the present invention, in any one of the first to fourth aspects, the nitride semiconductor substrate includes sapphire and a second mask material formed on a main orientation plane of the sapphire. And a nitride semiconductor thin film grown laterally on the second mask material.

また、本発明の第6の態様は、第1から第4の態様のいずれかにおいて、前記窒化物半導体基板は、シリコンと、前記シリコンの主方位面上に形成された第2のマスク材と、前記第2のマスク材上に横方向成長した窒化物半導体薄膜とを備えることを特徴とする。   According to a sixth aspect of the present invention, in any one of the first to fourth aspects, the nitride semiconductor substrate includes silicon and a second mask material formed on a main orientation plane of the silicon. And a nitride semiconductor thin film grown laterally on the second mask material.

また、本発明の第7の態様は、第1から第4の態様のいずれかにおいて、前記窒化物半導体基板は、炭化珪素と、前記炭化珪素の主方位面上に形成された第2のマスク材と、前記第2のマスク材上に横方向成長した窒化物半導体薄膜とを備えることを特徴とする。   According to a seventh aspect of the present invention, in any one of the first to fourth aspects, the nitride semiconductor substrate includes silicon carbide and a second mask formed on a main orientation plane of the silicon carbide. And a nitride semiconductor thin film grown laterally on the second mask material.

また、本発明の第8の態様は、第1から第7の態様のいずれかにおいて、前記開口部は、多角形または円形であることを特徴とする。   According to an eighth aspect of the present invention, in any one of the first to seventh aspects, the opening is polygonal or circular.

本発明によれば、基板に存在するらせん成分を含む貫通転位密度がN cm−2である場合に、マスク材の各開口部の面積を1/N cm以下にすることにより、各開口部内に形成した窒化物半導体薄膜の表面または窒化物半導体多層薄膜の界面を平坦にすることをできる。 According to the present invention, when the threading dislocation density including the helical component present in the substrate is N cm −2 , the area of each opening of the mask material is reduced to 1 / N cm 2 or less. The surface of the nitride semiconductor thin film or the interface of the nitride semiconductor multilayer thin film formed in the above can be flattened.

実施形態1の窒化物半導体構造を示す図であり、(a)は平面図、(b)は断面図を示す図である。It is a figure which shows the nitride semiconductor structure of Embodiment 1, (a) is a top view, (b) is a figure which shows sectional drawing. GaN薄膜105のうちの1つの表面の原子間力顕微鏡(AFM)像を示す図である。2 is an atomic force microscope (AFM) image of one surface of a GaN thin film 105. FIG. 実施形態2の窒化物半導体構造を示す図であり、(a)は平面図、(b)は断面図を示す図である。It is a figure which shows the nitride semiconductor structure of Embodiment 2, (a) is a top view, (b) is a figure which shows sectional drawing. 実施形態3の窒化物半導体構造を示す図であり、(a)は平面図、(b)は断面図を示す図である。It is a figure which shows the nitride semiconductor structure of Embodiment 3, (a) is a top view, (b) is a figure which shows sectional drawing.

以下、図面を参照して本発明の実施形態を詳細に説明する。密度や厚さ等の具体的数値を特定した例を用いて説明するが、これらの例に限定する意図はない。   Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. Although description will be made using examples in which specific numerical values such as density and thickness are specified, there is no intention to limit to these examples.

(実施形態1)
図1(a)及び(b)に、実施形態1の窒化物半導体構造を示す。図1(a)は平面図を表し、図1(b)は図1(a)のA−A’線に沿った断面を表す。窒化物半導体基板101は、(0001)面を主方位面とするGaNであり、らせん成分を含む貫通転位104の密度は1×10cm−2であった。窒化物半導体基板101の主方位面上にマスク材102(酸化シリコン薄膜、厚さ100nm)が形成されている。また、マスク材102には複数の開口部103が開けられている。開口部103のそれぞれは、1辺が8ミクロンの正六角形であり、各辺はGaNの[11−20]方向に平行である。さらに、開口部103のそれぞれには、厚さが500nmのGaN薄膜105が形成されている。
(Embodiment 1)
1A and 1B show the nitride semiconductor structure of the first embodiment. FIG. 1A represents a plan view, and FIG. 1B represents a cross section taken along the line AA ′ in FIG. The nitride semiconductor substrate 101 was GaN having a (0001) plane as a main orientation plane, and the density of threading dislocations 104 containing a helical component was 1 × 10 5 cm −2 . A mask material 102 (silicon oxide thin film, thickness 100 nm) is formed on the main orientation surface of the nitride semiconductor substrate 101. A plurality of openings 103 are opened in the mask material 102. Each of the openings 103 is a regular hexagon having one side of 8 microns, and each side is parallel to the [11-20] direction of GaN. Furthermore, a GaN thin film 105 having a thickness of 500 nm is formed in each opening 103.

図2に、GaN薄膜105のうちの1つの表面の原子間力顕微鏡(AFM)像を示した。周辺部に数層の原子ステップが見られるが、GaN薄膜105の表面は単一の原子テラスで80%以上が覆われていることが分かった。すなわち、各開口部内に形成した窒化物半導体薄膜の表面を構成する原子テラスのうち、最も広い原子テラスの面積が窒化物半導体薄膜の表面積の80%以上であった。   FIG. 2 shows an atomic force microscope (AFM) image of one surface of the GaN thin film 105. Although several atomic steps are observed in the peripheral portion, it was found that the surface of the GaN thin film 105 was covered by 80% or more with a single atomic terrace. That is, the area of the largest atomic terrace among the atomic terraces constituting the surface of the nitride semiconductor thin film formed in each opening is 80% or more of the surface area of the nitride semiconductor thin film.

ここで、窒化物半導体基板101であるGaN基板のらせん成分を含む貫通転位104の密度は1×10cm−2であることから、貫通転位104の面内間隔は約30ミクロン程度となる。そのため、1辺が8ミクロンの正六角形である、複数形成された開口部103のうち、大多数の開口部の内部には貫通転位104が全くない状況が実現されている。そのため、従来のGaNの選択成長において表面平坦性を損ねていたスパイラル成長が起こらず、単一の原子テラスでほぼ覆われた原子レベルで平坦なGaN表面が形成できた。 Here, since the density of threading dislocations 104 including the helical component of the GaN substrate that is the nitride semiconductor substrate 101 is 1 × 10 5 cm −2 , the in-plane spacing of the threading dislocations 104 is about 30 microns. Therefore, a situation is realized in which no threading dislocation 104 is present in the majority of the openings 103 among the plurality of openings 103 each having a regular hexagonal shape with a side of 8 microns. For this reason, spiral growth that impairs the surface flatness in the conventional selective growth of GaN does not occur, and a flat GaN surface can be formed at the atomic level almost covered with a single atomic terrace.

様々な条件下で貫通転位104の密度と開口部103の面積との関係を検討すると、らせん成分を含む貫通転位密度がN cm−2である場合、マスク材102の各開口部103の面積が1/N cm以下であれば、各開口部103内に形成した窒化物半導体薄膜の表面が平坦になることを見出した。そして、Nの値が10以上10以下である場合には、各開口部103内に形成した窒化物半導体薄膜105の表面を構成する原子テラスのうち、最も広い原子テラスの面積が表面積の80%以上となることが分かった。 Examining the relationship between the density of threading dislocations 104 and the area of the opening 103 under various conditions, when the threading dislocation density including a helical component is N cm −2 , the area of each opening 103 of the mask material 102 is It has been found that the surface of the nitride semiconductor thin film formed in each opening 103 becomes flat if it is 1 / N cm 2 or less. When the value of N is 10 3 or more and 10 7 or less, the area of the largest atomic terrace among the atomic terraces constituting the surface of the nitride semiconductor thin film 105 formed in each opening 103 is the surface area. It was found to be 80% or more.

なお、この関係は窒化物半導体基板101や窒化物半導体薄膜105がGaNであるときばかりではなく、任意の組成を有する窒化物半導体Al1−a−b−cGaInN(0≦a≦1、0≦b≦1、0≦c≦1)で成り立つ。ただし、窒化物半導体基板101と窒化物半導体薄膜105との間でミスフィット転位が発生しない組成の組み合わせや薄膜の厚みが必要とされる。また、窒化物半導体基板101の主方位面は必ずしも(0001)でなくても良く、{1−100}、{1−101}、{11−20}、{11−21}、{11−22}面などでも良い。さらに、開口部103の形状は必ずしも正六角形でなくてもよく、他の多角形や円形であっても良い。 This relationship is not limited to the case where the nitride semiconductor substrate 101 or the nitride semiconductor thin film 105 is GaN, but also a nitride semiconductor Al 1 -abc B a Ga b In c N (0 ≦ a ≦ 1, 0 ≦ b ≦ 1, 0 ≦ c ≦ 1). However, a combination of compositions and a thin film thickness that do not cause misfit dislocations between the nitride semiconductor substrate 101 and the nitride semiconductor thin film 105 are required. Further, the main orientation plane of the nitride semiconductor substrate 101 is not necessarily (0001), and {1-100}, {1-101}, {11-20}, {11-21}, {11-22 } It may be a surface. Further, the shape of the opening 103 is not necessarily a regular hexagon, and may be another polygon or a circle.

(実施形態2)
図3(a)及び(b)に、実施形態2の窒化物半導体構造を示す。図3(a)は平面図を表し、図3(b)は図3(a)のA−A’線に沿った断面を表す。窒化物半導体基板101は(11−20)面を主方位面とするGaNであり、らせん成分を含む貫通転位104の密度は1×10 cm−2である。窒化物半導体基板101の主方位面上にマスク材102(窒化シリコン薄膜、厚さ50nm)が形成されている。また、マスク材102には複数の開口部103が開けられている。開口部103は1辺が20ミクロンの正方形であり、各辺はGaNの[0001]または[1−100]方向に平行である。さらに、開口部103には、500nm厚のn型GaN層106a、厚さ3nmのアンドープAlN層106b、厚さ2nmのアンドープGaN層106c、厚さ3nmのアンドープAlN層106d、および、300nm厚のn型GaN層106eが順次形成され、窒化物半導体多層薄膜106となっている。この窒化物半導体多層薄膜106の断面を透過型電子顕微鏡で観察したところ、すべての界面において、最も広い原子テラスの面積が各界面の面積の80%以上であった。よって、各開口部103内に形成した窒化物半導体多層薄膜106の少なくとも1つの界面において、界面を構成する最も広い原子テラスの面積が界面の面積の80%以上であったと言うことができる。
(Embodiment 2)
3A and 3B show the nitride semiconductor structure of the second embodiment. 3A represents a plan view, and FIG. 3B represents a cross section taken along the line AA ′ of FIG. 3A. The nitride semiconductor substrate 101 is GaN having a (11-20) plane as a main orientation plane, and the density of threading dislocations 104 containing a helical component is 1 × 10 5 cm −2 . A mask material 102 (silicon nitride thin film, thickness 50 nm) is formed on the main orientation plane of nitride semiconductor substrate 101. A plurality of openings 103 are opened in the mask material 102. The opening 103 is a square having a side of 20 microns, and each side is parallel to the [0001] or [1-100] direction of GaN. Further, the opening 103 has an n-type GaN layer 106a having a thickness of 500 nm, an undoped AlN layer 106b having a thickness of 3 nm, an undoped GaN layer 106c having a thickness of 2 nm, an undoped AlN layer 106d having a thickness of 3 nm, and an n-type having a thickness of 300 nm. A type GaN layer 106e is sequentially formed to form a nitride semiconductor multilayer thin film 106. When the cross section of the nitride semiconductor multilayer thin film 106 was observed with a transmission electron microscope, the area of the widest atomic terrace was 80% or more of the area of each interface at all interfaces. Therefore, it can be said that at least one interface of the nitride semiconductor multilayer thin film 106 formed in each opening 103 has an area of the widest atomic terrace constituting the interface of 80% or more of the interface area.

様々な条件下で貫通転位104の密度と開口部103の面積との関係を検討すると、らせん成分を含む貫通転位密度がN cm−2である場合、マスク材102の各開口部103の面積が1/N cm以下であれば、各開口部103内に形成した窒化物半導体多層薄膜106の界面が平坦になることを見出した。そして、Nの値が10以上10以下である場合には、各開口部103内に形成した窒化物半導体多層薄膜106の少なくとも1つの界面を構成する原子テラスのうち、最も広い原子テラスの面積が界面の面積の80%以上となることが分かった。 Examining the relationship between the density of threading dislocations 104 and the area of the opening 103 under various conditions, when the threading dislocation density including a helical component is N cm −2 , the area of each opening 103 of the mask material 102 is It has been found that the interface of the nitride semiconductor multilayer thin film 106 formed in each opening 103 becomes flat if it is 1 / N cm 2 or less. When the value of N is not less than 10 3 and not more than 10 7 , the largest atomic terrace among the atomic terraces constituting at least one interface of the nitride semiconductor multilayer thin film 106 formed in each opening 103 is formed. It was found that the area was 80% or more of the interface area.

なお、この関係は窒化物半導体基板101や窒化物半導体多層薄膜106が、任意の組成を有する窒化物半導体Al1−a−b−cGaInN(0≦a≦1、0≦b≦1、0≦c≦1)で成り立つ。ただし、窒化物半導体基板101と窒化物半導体多層薄膜106、および、窒化物半導体多層薄膜106内の各層の間でミスフィット転位が発生しない組成の組み合わせや各層の厚みが必要とされる。また、窒化物半導体基板101の主方位面は必ずしも{11−20}でなくても良く、(0001)、{1−100}、{1−101}、{11−21}、{11−22}面などでも良い。さらに、開口部103の形状は必ずしも正方形でなくてもよく、他の多角形や円形であっても良い。 Incidentally, this relationship is a nitride semiconductor substrate 101 and the nitride semiconductor multilayer film 106, a nitride having any composition semiconductor Al 1-a-b-c B a Ga b In c N (0 ≦ a ≦ 1,0 ≦ b ≦ 1, 0 ≦ c ≦ 1). However, a combination of compositions that does not cause misfit dislocations between the nitride semiconductor substrate 101, the nitride semiconductor multilayer thin film 106, and each layer in the nitride semiconductor multilayer thin film 106, and the thickness of each layer are required. Further, the main orientation plane of the nitride semiconductor substrate 101 is not necessarily {11-20}, and (0001), {1-100}, {1-101}, {11-21}, {11-22] } It may be a surface. Furthermore, the shape of the opening 103 is not necessarily a square, and may be another polygon or a circle.

カソードルミネッセンス法により、窒化物半導体多層薄膜106からの発光スペクトルを4Kの温度で測定した。界面が高密度の原子ステップで形成されている従来の窒化物半導体多層薄膜と比較して、発光スペクトルの幅が3分の1程度に狭くなった。これは、量子井戸となる厚さ2nmのアンドープGaN層106cの膜厚揺らぎが小さくなり、サブバンドのエネルギー的な広がり(揺らぎ)が小さくなったためである。   The emission spectrum from the nitride semiconductor multilayer thin film 106 was measured at a temperature of 4K by the cathodoluminescence method. Compared with the conventional nitride semiconductor multilayer thin film in which the interface is formed with a high-density atomic step, the width of the emission spectrum is reduced to about one third. This is because the film thickness fluctuation of the 2 nm-thick undoped GaN layer 106c serving as the quantum well is reduced, and the energy spread (fluctuation) of the subband is reduced.

また、窒化物半導体多層薄膜106の表面と窒化物半導体基板101の裏面に、それぞれ、オーミック電極を形成し、共鳴トンネルダイオードを作製した。室温で電流電圧特性を測定したところ、界面が高密度の原子ステップで形成されている従来の窒化物半導体多層薄膜から作製された共鳴トンネルダイオードと比較して、3〜5倍のピークツーバレー比を得ることができた。これもまた、厚さ2nmのアンドープGaN層106cの膜厚揺らぎが小さくなり、サブバンドのエネルギー的な広がり(揺らぎ)が小さくなったためである。   In addition, ohmic electrodes were formed on the front surface of the nitride semiconductor multilayer thin film 106 and the back surface of the nitride semiconductor substrate 101, respectively, and resonant tunneling diodes were manufactured. When the current-voltage characteristics were measured at room temperature, the peak-to-valley ratio was 3 to 5 times that of a resonant tunneling diode fabricated from a conventional nitride semiconductor multilayer thin film whose interface was formed with high-density atomic steps. Could get. This is also because the film thickness fluctuation of the undoped GaN layer 106c having a thickness of 2 nm is reduced, and the energy spread (fluctuation) of the subband is reduced.

(実施形態3)
実施形態1及び2において、窒化物半導体基板101としてサファイア基板上のGaN薄膜を用いた例を示して説明したが、図4(a)及び(b)に、実施形態3の窒化物半導体構造を示す。図4(a)は平面図を表し、図4(b)は図(a)のA−A’線に沿った断面を表す。本実施形態における窒化物半導体基板101は、(0001)面を主方位面とするサファイア101a、第2のマスク材101b、横方向成長GaN薄膜101cで構成されている。図4(a)にサファイア101aの方位を示した。第2のマスク材101bは厚さ100nmの酸化シリコン薄膜であり、サファイア101aの[1−100]方向に平行な多数のストライプを形成している。ストライプの幅は1から100ミクロン、ストライプの間隔は1から100ミクロンとすることができる。横方向成長GaN薄膜101cの表面上にマスク材102および開口部103が形成されている。このとき、開口部103は第2のマスク材101b上に横方向成長した部分のGaN薄膜に形成する必要がある(図4(b)参照)。これは、マスク材101bの上に横方向成長した部分のGaN薄膜のらせん成分を含む貫通転位の密度が小さいためである。実施形態1及び2と同様に、開口部103内に、表面を構成する原子テラスのうち、最も広い原子テラスの面積が表面積の80%以上を占める窒化物半導体薄膜105や、少なくとも1つの界面において界面を構成する最も広い原子テラスの面積が界面面積の80%以上である窒化物半導体多層薄膜106を形成することができた。
(Embodiment 3)
In the first and second embodiments, an example in which a GaN thin film on a sapphire substrate is used as the nitride semiconductor substrate 101 has been described. However, the nitride semiconductor structure of the third embodiment is illustrated in FIGS. Show. FIG. 4A represents a plan view, and FIG. 4B represents a cross section taken along the line AA ′ in FIG. The nitride semiconductor substrate 101 in this embodiment is composed of sapphire 101a having a (0001) plane as a main orientation plane, a second mask material 101b, and a laterally grown GaN thin film 101c. FIG. 4A shows the orientation of sapphire 101a. The second mask material 101b is a silicon oxide thin film having a thickness of 100 nm, and a large number of stripes parallel to the [1-100] direction of the sapphire 101a are formed. The stripe width can be 1 to 100 microns and the stripe spacing can be 1 to 100 microns. A mask material 102 and an opening 103 are formed on the surface of the laterally grown GaN thin film 101c. At this time, the opening 103 must be formed in a portion of the GaN thin film grown in the lateral direction on the second mask material 101b (see FIG. 4B). This is because the density of threading dislocations including the helical component of the portion of the GaN thin film grown in the lateral direction on the mask material 101b is small. As in the first and second embodiments, the opening 103 has a nitride semiconductor thin film 105 in which the area of the largest atomic terrace among the atomic terraces constituting the surface occupies 80% or more of the surface area, or at least one interface. The nitride semiconductor multilayer thin film 106 in which the area of the widest atomic terrace constituting the interface was 80% or more of the interface area could be formed.

ここで、第2のマスク材101bの上に横方向成長した部分のGaN薄膜101cのらせん成分を含む貫通転位密度がN cm−2である場合、マスク材102の開口部103の面積が1/N cm以下にする必要がある。この関係は横方向成長GaN薄膜101c、窒化物半導体薄膜105、窒化物半導体多層薄膜106が、任意の組成を有する窒化物半導体Al1−a−b−cGaInN(0≦a≦1、0≦b≦1、0≦c≦1)で成り立つ。ただし、横方向成長GaN薄膜101cと窒化物半導体薄膜105または窒化物半導体多層薄膜106との間、および、窒化物半導体多層薄膜106内の各層間でミスフィット転位が発生しない組成の組み合わせや各層の厚みが必要とされる。 Here, when the threading dislocation density including the helical component of the portion of the GaN thin film 101c laterally grown on the second mask material 101b is N cm −2 , the area of the opening 103 of the mask material 102 is 1 / N cm 2 or less is required. This relationship laterally grown GaN thin film 101c, the nitride semiconductor thin film 105, the nitride semiconductor multilayer film 106, a nitride having any composition semiconductor Al 1-a-b-c B a Ga b In c N (0 ≦ a ≦ 1, 0 ≦ b ≦ 1, 0 ≦ c ≦ 1). However, a combination of compositions that do not cause misfit dislocations between the laterally grown GaN thin film 101c and the nitride semiconductor thin film 105 or the nitride semiconductor multilayer thin film 106, and between each layer in the nitride semiconductor multilayer thin film 106, Thickness is required.

さらに、サファイア101aの代わりにシリコンや炭化珪素を用いても良い。サファイアや炭化珪素の場合、(0001)以外の主方位面、例えば、{11−20}、{1−100}、{1−101}、{11−21}、{11−22}面等を用いても良い。シリコンの場合、{111}、{100}、{110}等の主方位面を用いることができる。   Further, silicon or silicon carbide may be used instead of sapphire 101a. In the case of sapphire or silicon carbide, main orientation planes other than (0001), such as {11-20}, {1-100}, {1-101}, {11-21}, {11-22} planes, etc. It may be used. In the case of silicon, principal orientation planes such as {111}, {100}, {110} can be used.

101 窒化物半導体基板
101a サファイア
101b 第2のマスク材
101c 横方向成長したGaN薄膜
102 マスク材
103 マスク材の開口部
104 らせん成分を含む貫通転位
105 窒化物半導体薄膜
106 窒化物半導体多層薄膜
106a n型GaN層
106b アンドープAlN層
106c アンドープGaN層
106d アンドープAlN層
106e n型GaN層
101 nitride semiconductor substrate 101a sapphire 101b second mask material 101c laterally grown GaN thin film 102 mask material 103 opening 104 of mask material threading dislocation 105 containing helical component nitride semiconductor thin film 106 nitride semiconductor multilayer thin film 106a n-type GaN layer 106b undoped AlN layer 106c undoped GaN layer 106d undoped AlN layer 106e n-type GaN layer

Claims (8)

窒化物半導体基板と、
前記窒化物半導体基板上に形成された、複数の開口部を有するマスク層と、
前記複数の開口部のそれぞれに形成された複数の窒化物半導体薄膜と
を備える窒化物半導体構造であって、
各開口部の面積は、前記窒化物半導体基板のらせん成分を含む貫通転位密度の逆数より狭いことを特徴とする窒化物半導体構造。
A nitride semiconductor substrate;
A mask layer having a plurality of openings formed on the nitride semiconductor substrate;
A nitride semiconductor structure comprising a plurality of nitride semiconductor thin films formed in each of the plurality of openings,
The area of each opening is narrower than the reciprocal of the threading dislocation density including the helical component of the nitride semiconductor substrate.
前記貫通転位密度は、10cm−2以上10cm−2以下であり、
各開口部内に形成された窒化物半導体薄膜の表面を構成する原子テラスのうち、最も広い原子テラスの面積が表面積の80%以上であることを特徴とする請求項1に記載の窒化物半導体構造。
The threading dislocation density is 10 3 cm −2 or more and 10 7 cm −2 or less,
2. The nitride semiconductor structure according to claim 1, wherein the area of the widest atomic terrace among the atomic terraces constituting the surface of the nitride semiconductor thin film formed in each opening is 80% or more of the surface area. .
窒化物半導体基板と、
前記窒化物半導体基板上に形成された、複数の開口部を有するマスク層と、
前記複数の開口部のそれぞれに形成された複数の窒化物半導体多層薄膜と
を備える窒化物半導体構造であって、
各開口部の面積は、前記窒化物半導体基板のらせん成分を含む貫通転位密度の逆数より狭いことを特徴とする窒化物半導体構造。
A nitride semiconductor substrate;
A mask layer having a plurality of openings formed on the nitride semiconductor substrate;
A nitride semiconductor structure comprising a plurality of nitride semiconductor multilayer thin films formed in each of the plurality of openings,
The area of each opening is narrower than the reciprocal of the threading dislocation density including the helical component of the nitride semiconductor substrate.
前記貫通転位密度は、10cm−2以上10cm−2以下であり、
各開口部内に形成された窒化物半導体多層薄膜の少なくとも1つの界面において、前記界面を構成する原子テラスのうち、最も広い原子テラスの面積が前記界面の面積の80%以上であることを特徴とする請求項3に記載の窒化物半導体構造。
The threading dislocation density is 10 3 cm −2 or more and 10 7 cm −2 or less,
In at least one interface of the nitride semiconductor multilayer thin film formed in each opening, the area of the widest atomic terrace among atomic terraces constituting the interface is 80% or more of the area of the interface The nitride semiconductor structure according to claim 3.
前記窒化物半導体基板は、
サファイアと、
前記サファイアの主方位面上に形成された第2のマスク材と、
前記第2のマスク材上に横方向成長した窒化物半導体薄膜と
を備えることを特徴とする請求項1から4のいずれかに記載の窒化物半導体構造。
The nitride semiconductor substrate is
With sapphire,
A second mask material formed on the main azimuth plane of the sapphire;
The nitride semiconductor structure according to claim 1, further comprising a nitride semiconductor thin film grown laterally on the second mask material.
前記窒化物半導体基板は、
シリコンと、
前記シリコンの主方位面上に形成された第2のマスク材と、
前記第2のマスク材上に横方向成長した窒化物半導体薄膜と
を備えることを特徴とする請求項1から4のいずれかに記載の窒化物半導体構造。
The nitride semiconductor substrate is
With silicon,
A second mask material formed on the main orientation plane of the silicon;
5. The nitride semiconductor structure according to claim 1, further comprising a nitride semiconductor thin film grown laterally on the second mask material. 6.
前記窒化物半導体基板は、
炭化珪素と、
前記炭化珪素の主方位面上に形成された第2のマスク材と、
前記第2のマスク材上に横方向成長した窒化物半導体薄膜と
を備えることを特徴とする請求項1から4のいずれかに記載の窒化物半導体構造。
The nitride semiconductor substrate is
Silicon carbide,
A second mask material formed on the main orientation surface of the silicon carbide;
The nitride semiconductor structure according to claim 1, further comprising a nitride semiconductor thin film grown laterally on the second mask material.
前記開口部は、多角形または円形であることを特徴とする請求項1から7のいずれかに記載の窒化物半導体構造。   The nitride semiconductor structure according to claim 1, wherein the opening is polygonal or circular.
JP2009070609A 2009-03-23 2009-03-23 Nitride semiconductor structure Active JP5095653B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009070609A JP5095653B2 (en) 2009-03-23 2009-03-23 Nitride semiconductor structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009070609A JP5095653B2 (en) 2009-03-23 2009-03-23 Nitride semiconductor structure

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2012049445A Division JP5451796B2 (en) 2012-03-06 2012-03-06 Nitride semiconductor structure

Publications (2)

Publication Number Publication Date
JP2010222174A true JP2010222174A (en) 2010-10-07
JP5095653B2 JP5095653B2 (en) 2012-12-12

Family

ID=43039780

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009070609A Active JP5095653B2 (en) 2009-03-23 2009-03-23 Nitride semiconductor structure

Country Status (1)

Country Link
JP (1) JP5095653B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012171816A (en) * 2011-02-18 2012-09-10 Nippon Telegr & Teleph Corp <Ntt> Nitride semiconductor thin film, and growth method thereof
JP2016134609A (en) * 2015-01-22 2016-07-25 富士通株式会社 Compound semiconductor device and manufacturing method of the same

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5451796B2 (en) * 2012-03-06 2014-03-26 日本電信電話株式会社 Nitride semiconductor structure

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10270365A (en) * 1997-03-26 1998-10-09 Sumitomo Chem Co Ltd Manufacture of 3-5 compound semiconductor
JPH10326912A (en) * 1997-03-25 1998-12-08 Mitsubishi Cable Ind Ltd Production of non-dislocated gan substrate and gan base material
JPH11239971A (en) * 1998-02-24 1999-09-07 Toyota Motor Corp Porous member, working fluid foaming method and working fluid foaming device
JP2004253817A (en) * 1997-04-11 2004-09-09 Nichia Chem Ind Ltd Nitride semiconductor laser element
JP2005522890A (en) * 2002-04-15 2005-07-28 ザ リージェント オブ ザ ユニバーシティ オブ カリフォルニア Reduction of transition in nonpolar gallium nitride thin films.
JP2007084435A (en) * 2006-11-13 2007-04-05 Sumitomo Electric Ind Ltd PROCESS OF PRODUCING SINGLE CRYSTAL GaN SUBSTRATE AND SINGLE CRYSTAL GaN SUBSTRATE
JP2007217227A (en) * 2006-02-16 2007-08-30 Sumitomo Electric Ind Ltd METHOD FOR PRODUCING GaN CRYSTAL, GaN CRYSTAL SUBSTRATE, AND SEMICONDUCTOR DEVICE
JP2007335484A (en) * 2006-06-13 2007-12-27 Mitsubishi Cable Ind Ltd Nitride semiconductor wafer
JP2009505938A (en) * 2005-08-29 2009-02-12 フライベルガー・コンパウンド・マテリアルズ・ゲゼルシャフト・ミット・ベシュレンクテル・ハフツング Semiconductor substrate, method for manufacturing a self-supporting semiconductor substrate by hydride vapor phase epitaxy, and mask layer used therefor

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10326912A (en) * 1997-03-25 1998-12-08 Mitsubishi Cable Ind Ltd Production of non-dislocated gan substrate and gan base material
JPH10270365A (en) * 1997-03-26 1998-10-09 Sumitomo Chem Co Ltd Manufacture of 3-5 compound semiconductor
JP2004253817A (en) * 1997-04-11 2004-09-09 Nichia Chem Ind Ltd Nitride semiconductor laser element
JPH11239971A (en) * 1998-02-24 1999-09-07 Toyota Motor Corp Porous member, working fluid foaming method and working fluid foaming device
JP2005522890A (en) * 2002-04-15 2005-07-28 ザ リージェント オブ ザ ユニバーシティ オブ カリフォルニア Reduction of transition in nonpolar gallium nitride thin films.
JP2009505938A (en) * 2005-08-29 2009-02-12 フライベルガー・コンパウンド・マテリアルズ・ゲゼルシャフト・ミット・ベシュレンクテル・ハフツング Semiconductor substrate, method for manufacturing a self-supporting semiconductor substrate by hydride vapor phase epitaxy, and mask layer used therefor
JP2007217227A (en) * 2006-02-16 2007-08-30 Sumitomo Electric Ind Ltd METHOD FOR PRODUCING GaN CRYSTAL, GaN CRYSTAL SUBSTRATE, AND SEMICONDUCTOR DEVICE
JP2007335484A (en) * 2006-06-13 2007-12-27 Mitsubishi Cable Ind Ltd Nitride semiconductor wafer
JP2007084435A (en) * 2006-11-13 2007-04-05 Sumitomo Electric Ind Ltd PROCESS OF PRODUCING SINGLE CRYSTAL GaN SUBSTRATE AND SINGLE CRYSTAL GaN SUBSTRATE

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012171816A (en) * 2011-02-18 2012-09-10 Nippon Telegr & Teleph Corp <Ntt> Nitride semiconductor thin film, and growth method thereof
JP2016134609A (en) * 2015-01-22 2016-07-25 富士通株式会社 Compound semiconductor device and manufacturing method of the same

Also Published As

Publication number Publication date
JP5095653B2 (en) 2012-12-12

Similar Documents

Publication Publication Date Title
JP5050574B2 (en) Group III nitride semiconductor light emitting device
JP3852000B2 (en) Light emitting element
JP4696285B2 (en) R-plane sapphire substrate, epitaxial substrate and semiconductor device using the same, and manufacturing method thereof
EP2747220B1 (en) Nitride semiconductor ultraviolet light emitting element
EP3754732B1 (en) Nitride semiconductor ultraviolet light-emitting element
US20240063340A1 (en) METHOD FOR RELAXING SEMICONDUCTOR FILMS INCLUDING THE FABRICATION OF PSEUDO-SUBSTRATES AND FORMATION OF COMPOSITES ALLOWING THE ADDITION OF PREVIOUSLY UN-ACCESSIBLE FUNCTIONALITY OF GROUP lll-NITRIDES
JP6686172B2 (en) Nitride semiconductor light emitting device
KR20140010587A (en) Semiconductor light emitting device with doped buffer layer and manufacturing method of the same
KR20010050884A (en) Semiconductor device, semiconductor substrate, and manufacture method
JP2012216603A (en) Nitride semiconductor light-emitting element and method of manufacturing the same
US9006706B2 (en) Semiconductor light emitting device
KR20130120430A (en) Nitride semiconductor device, nitride semiconductor wafer and method for manufacturing nitride semiconductor layer
JP5095653B2 (en) Nitride semiconductor structure
JP6387978B2 (en) Nitride semiconductor light emitting device
US9315920B2 (en) Growth substrate and light emitting device comprising the same
KR101471608B1 (en) Nitride based light emitting diode including nanorods and method for manufacturing the same
JP2007134517A (en) Nitride semiconductor structure
JP4936653B2 (en) Sapphire substrate and light emitting device using the same
US9768349B2 (en) Superlattice structure
JP5451796B2 (en) Nitride semiconductor structure
JP2019064873A (en) Semiconductor growth substrate, semiconductor element, semiconductor light emitting element and method for manufacturing semiconductor growth substrate
JP6729644B2 (en) Nitride semiconductor light emitting device
JP2009224704A (en) Nitride semiconductor light-emitting device, epitaxial wafer, and method of manufacturing the nitride semiconductor light-emitting device
WO2024029553A1 (en) Semiconductor optical element array
US20200194619A1 (en) Semiconductor devices with superlattice layers

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20100915

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110107

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120106

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120306

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120522

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120719

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120918

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120919

R150 Certificate of patent or registration of utility model

Ref document number: 5095653

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150928

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350