Nothing Special   »   [go: up one dir, main page]

JP2008235656A - Package of circuit board - Google Patents

Package of circuit board Download PDF

Info

Publication number
JP2008235656A
JP2008235656A JP2007074562A JP2007074562A JP2008235656A JP 2008235656 A JP2008235656 A JP 2008235656A JP 2007074562 A JP2007074562 A JP 2007074562A JP 2007074562 A JP2007074562 A JP 2007074562A JP 2008235656 A JP2008235656 A JP 2008235656A
Authority
JP
Japan
Prior art keywords
circuit board
electronic circuit
electrode terminal
circuit
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007074562A
Other languages
Japanese (ja)
Inventor
Makoto Watanabe
真 渡邊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Citizen Holdings Co Ltd
Original Assignee
Citizen Holdings Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Citizen Holdings Co Ltd filed Critical Citizen Holdings Co Ltd
Priority to JP2007074562A priority Critical patent/JP2008235656A/en
Publication of JP2008235656A publication Critical patent/JP2008235656A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Combinations Of Printed Boards (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a package of a circuit board capable of packaging a circuit board to a thin board and a plastic board having a low heat resistance at low temperatures without applying pressure. <P>SOLUTION: The package of the circuit board is formed by arranging an exposed conductive pattern 12 formed by opening an insulating layer of the circuit board 10 in positioning to an electrode terminal 42 of an electronic circuit 40, and by adhering it from the conductive pattern 12 side with a pressure-sensitive adhesive sheet 30. The conductive pattern 12 is stressed in a direction pressed to the electrode terminal part 44 of the electronic circuit 40 by an elasticity of the pressure-sensitive adhesive sheet 30 to be able to stably retain an electrical connection. <P>COPYRIGHT: (C)2009,JPO&INPIT

Description

本発明は、電子機器を構成するプリント基板などの回路基板同士の接続、また液晶パネルなどの表示機器のガラス基板やプラスチック基板等への回路基板の接続に用いられている実装に関する。   The present invention relates to mounting used for connecting circuit boards such as a printed circuit board constituting an electronic device, and for connecting a circuit board to a glass substrate or a plastic substrate of a display device such as a liquid crystal panel.

従来の回路基板の実装方法は、異方性導電接着剤を用いて加熱圧着する方式や半田を用いた溶融接続などがある。(例えば、特許文献1参照)。   Conventional circuit board mounting methods include a method of thermocompression bonding using an anisotropic conductive adhesive and a fusion connection using solder. (For example, refer to Patent Document 1).

この特許文献1に開示されている実装方式を図9を用いて説明する。図9は、従来の実装方法の工程を示す工程断面図である。   The mounting method disclosed in Patent Document 1 will be described with reference to FIG. FIG. 9 is a process sectional view showing a process of the conventional mounting method.

まず図9(a)に示すように、従来の実装方法では、まず液晶パネルのガラス基板90の透明電極膜91と回路基板10の導電パターン12を位置合わせし、透明電極膜91と対向する導体パターン12間に導電粒子92を含有した異方性導電接着膜93を配置する。次に回路基板10側から加熱ヘッド94を用いて加熱加圧し、異方性導電接着膜93を加熱硬化させる。   First, as shown in FIG. 9A, in the conventional mounting method, first, the transparent electrode film 91 of the glass substrate 90 of the liquid crystal panel and the conductive pattern 12 of the circuit board 10 are aligned, and the conductor facing the transparent electrode film 91 is positioned. An anisotropic conductive adhesive film 93 containing conductive particles 92 is disposed between the patterns 12. Next, the anisotropic conductive adhesive film 93 is heated and cured by applying heat and pressure from the circuit board 10 side using the heating head 94.

実装工程は、120℃から180℃の加熱を行い、導電粒子を押圧するために30から60kg/cm2の圧力を加え、さらにこの温度を12から20秒間保持して行う。   The mounting process is performed by heating from 120 ° C. to 180 ° C., applying a pressure of 30 to 60 kg / cm 2 to press the conductive particles, and holding this temperature for 12 to 20 seconds.

加熱加圧下後は図9(b)に示すように、異方性導電接着膜93の導電粒子92が透明電極膜91と導電パターン12で押しつぶされた状態となり、上下方向の電気導通が行えるようになる。さらに横方向は導電粒子92が接触していないため導通せず異方性の導電接続が可能になる。   After heating and pressurization, as shown in FIG. 9B, the conductive particles 92 of the anisotropic conductive adhesive film 93 are crushed by the transparent electrode film 91 and the conductive pattern 12, so that the vertical electrical conduction can be performed. become. Further, since the conductive particles 92 are not in contact in the lateral direction, the conductive particles 92 do not conduct and an anisotropic conductive connection is possible.

従来例では、異方性導電接着膜93に用いる接着剤樹脂にはエポキシ樹脂などの熱硬化型接着剤を用いており、加熱加圧を行い導電粒子92の押圧と接着剤樹脂の硬化を行う実装方式を用いている。   In the conventional example, a thermosetting adhesive such as an epoxy resin is used for the adhesive resin used for the anisotropic conductive adhesive film 93, and heat pressure is applied to press the conductive particles 92 and cure the adhesive resin. An implementation method is used.

特開平3−289627号(第4図)Japanese Patent Laid-Open No. 3-289627 (FIG. 4)

前記従来例では液晶パネルを用いた場合の実装方式を示したが、一般的な電子回路基板であるガラスエポキシ基板やポリイミドを基材に用いたフレキシブルプリント基板などにおいても同様な方式で実装されている。   In the conventional example, a mounting method using a liquid crystal panel is shown. However, a glass epoxy substrate, which is a general electronic circuit board, or a flexible printed circuit board using polyimide as a base material is mounted in a similar manner. Yes.

近年では、電子機器の小型薄型化によって回路基板の導体パターンの高密度化による配線パターンの微細化や回路基板の薄型化が進んでおり、さらに液晶パネルなどの表示体においてもガラス基板の薄型化やプラスチック基板などを用いて薄く軽い液晶パネルの開発が進められている。このような基板材料は実装工程時に加わる加熱や加圧の工程に弱く、加熱と加圧による基板の変形や膨張などで、基板の変形やそれに伴う配線パターンのズレや断線などが発生しやすくなり、実装時の基板へのダメージ低減が望まれている。   In recent years, with the miniaturization and thinning of electronic devices, the miniaturization of wiring patterns and the thinning of circuit boards have been promoted by increasing the density of conductor patterns on circuit boards, and the thickness of glass substrates has also been reduced in displays such as liquid crystal panels. Development of thin and light LCD panels using plastic substrates and plastic substrates is underway. Such substrate materials are vulnerable to the heating and pressurizing processes applied during the mounting process, and the deformation and expansion of the wiring pattern associated with the deformation and disconnection of the wiring pattern are likely to occur due to deformation and expansion of the substrate due to heating and pressurization. Reduction of damage to the substrate during mounting is desired.

しかしながら、特許文献1に記載されている実装方法では、実装時に回路基板へ加えられる温度と圧力が非常に大きく、薄い基板やプラスチック基板へこの実装方法を行うと、
前述した基板の熱膨張による変形や変質によって配線パターンのズレや断線が発生するため、薄型基板やプラスチック基板、または微細な配線パターンを形成した回路基板への適応が難しいという課題がある。
However, in the mounting method described in Patent Document 1, the temperature and pressure applied to the circuit board at the time of mounting are very large, and when this mounting method is performed on a thin substrate or a plastic substrate,
Since the above-described deformation or alteration due to thermal expansion of the substrate causes displacement or disconnection of the wiring pattern, there is a problem that it is difficult to adapt to a thin substrate, a plastic substrate, or a circuit substrate on which a fine wiring pattern is formed.

さらに特許文献1に記載の実装方法では、電気的導通を取るために加圧により導電粒子を潰して回路基板の配線パターンと接触させ電気的導通をとる必要があるため、接続部全面に渡って高精度の平行度で加圧を行う必要がある。したがって基板材料そのものについても高精度の平坦度を要求される。   Furthermore, in the mounting method described in Patent Document 1, it is necessary to crush the conductive particles by applying pressure to make contact with the wiring pattern of the circuit board in order to establish electrical continuity. It is necessary to apply pressure with a high degree of parallelism. Therefore, high precision flatness is required for the substrate material itself.

このような実装方法では、加熱加圧装置についても高精度な平行度を維持するためのメンテナンス作業を頻繁に行う必要がある。さらに200℃弱の加熱を行う必要があり装置の消費電力も大きくなってしまう。したがって作業性がすぐれず、効率が悪いという課題があった。   In such a mounting method, it is necessary to frequently perform maintenance work for maintaining high-precision parallelism for the heating and pressing apparatus. Furthermore, it is necessary to perform heating at a temperature of slightly less than 200 ° C., which increases the power consumption of the apparatus. Therefore, there is a problem that workability is not good and efficiency is low.

以上のことから明らかなように特許文献1に記載の実装方法では、薄型の回路基板やプラスチック基板などの耐熱性の低い基板や微細配線パターンの基板への適応が困難であることや実装工程のコストが高いことから、低コストで薄型回路基板で微細配線パターンの電子回路を作製することは難しいとされていた。   As is apparent from the above, the mounting method described in Patent Document 1 is difficult to adapt to a substrate with a low heat resistance such as a thin circuit board or a plastic substrate or a substrate with a fine wiring pattern. Due to the high cost, it has been considered difficult to produce an electronic circuit having a fine wiring pattern on a thin circuit board at a low cost.

そこで、本発明の目的は上記課題を解決し、薄型基板やプラスチック基板、微細な配線パターンの回路基板においても、精度良く低コストで基板への実装ができる方法を提供することにある。   SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to solve the above-described problems and provide a method capable of mounting on a substrate with high accuracy and low cost even for a thin substrate, a plastic substrate, or a circuit substrate having a fine wiring pattern.

上記課題を解決するために、本発明の実装方法は、基本的に下記記載の構成要件を採用する。   In order to solve the above problems, the mounting method of the present invention basically adopts the following constituent elements.

本発明は、第1絶縁層の上に導電パターンが形成され、導電パターンのさらに上に第2絶縁層が形成されている回路基板と、電極端子が露出している電極端子部を有する電子回路とを電気的に接続した回路基板の実装体において、回路基板は、第1絶縁層と第2絶縁層との両方の一部を開口して導電パターンが露出されている回路基板端子部を備え、常温で粘着性を有する粘着シートと電子回路における電極端子部との間に、回路基板端子部を挟んで、回路基板と電子回路とが電気的に接続固定されていることを特徴とする。   The present invention relates to an electronic circuit having a circuit board in which a conductive pattern is formed on a first insulating layer, a second insulating layer is further formed on the conductive pattern, and an electrode terminal portion in which the electrode terminals are exposed. In the circuit board mounting body electrically connected to each other, the circuit board includes a circuit board terminal portion in which both of the first insulating layer and the second insulating layer are opened and the conductive pattern is exposed. The circuit board and the electronic circuit are electrically connected and fixed between the adhesive sheet having adhesiveness at room temperature and the electrode terminal part of the electronic circuit with the circuit board terminal part interposed therebetween.

粘着シートは少なくとも導体パターンの厚さと電子回路の電極端子の厚さとを合わせた総厚よりも厚いことを特徴とする。また、粘着シートは、弾力性のある支持体と、支持体の片面側に配置されている粘着材とを備えた構造であることを特徴とする。   The pressure-sensitive adhesive sheet is characterized in that it is thicker than the total thickness of at least the thickness of the conductor pattern and the thickness of the electrode terminal of the electronic circuit. The pressure-sensitive adhesive sheet is characterized by having a structure including an elastic support and an adhesive material disposed on one side of the support.

回路基板端子部における導電パターン上、または電子回路の電極端子上の少なくとも一方に凸構造の導電性材料を設けていることを特徴とする。また、電子回路とは、プラスチック基板を用いた装置の構成部分であり、電子回路の電極端子とは、プラスチック基板上に配置されている外部回路との接続電極であることを特徴とする。   A conductive material having a convex structure is provided on at least one of the conductive pattern in the circuit board terminal portion or the electrode terminal of the electronic circuit. An electronic circuit is a component of a device using a plastic substrate, and an electrode terminal of the electronic circuit is a connection electrode to an external circuit arranged on the plastic substrate.

本発明の回路基板の実装体を採用することにより、薄型の回路基板やプラスチック基板などの耐熱性の低い基板材料や微細な配線パターンを形成した回路基板であっても、回路基板には変形などのダメージを与えることなく実装することができる。さらに回路基板の平坦性確保や実装を行う装置のメンテナンスが簡便になるため、低コストに実装を行うことができる。   By adopting the circuit board mounting body of the present invention, even a circuit board with a low heat resistance substrate material such as a thin circuit board or a plastic substrate or a circuit board on which a fine wiring pattern is formed may be deformed. It can be implemented without causing any damage. Furthermore, the flatness of the circuit board is ensured and the maintenance of the apparatus for mounting is simplified, so that the mounting can be performed at low cost.

本発明の回路基板の実装方法について、以下に図面を用いて説明する。まず、本実施例における回路基板の構造について説明する。図2(a)は回路基板の斜視図、図2(b)は上面図である。   The circuit board mounting method of the present invention will be described below with reference to the drawings. First, the structure of the circuit board in the present embodiment will be described. 2A is a perspective view of the circuit board, and FIG. 2B is a top view.

まず図2(a)に図示されるように、フレキシブル回路基板等の回路基板10の構造は、第1絶縁層11上に導電体を用いて導電パターン12を形成してあり、さらにその上に第2絶縁層13を形成した構造となっている。他の基板との接続に用いる端子部14を形成するため第1絶縁層11と第2絶縁層13との両方を開口し、導電パターン12を露出させた回路基板端子部14を形成した構造になっている。   First, as shown in FIG. 2A, the structure of the circuit board 10 such as a flexible circuit board is such that a conductive pattern 12 is formed on a first insulating layer 11 using a conductor, and further on that. The second insulating layer 13 is formed. In order to form the terminal part 14 used for connection with another board | substrate, both the 1st insulating layer 11 and the 2nd insulating layer 13 were opened, and the structure which formed the circuit board terminal part 14 which exposed the conductive pattern 12 was formed. It has become.

図2(b)に回路基板を上から見た平面図を示す。第1絶縁層11と第2絶縁層13を開口しているため、端子部14において導体パターン12が露出している構造となる。   FIG. 2B shows a plan view of the circuit board as viewed from above. Since the first insulating layer 11 and the second insulating layer 13 are opened, the conductor pattern 12 is exposed at the terminal portion 14.

第1絶縁層11と第2絶縁層13の材質は、絶縁性材料でポリイミドフィルムやガラスエポキシ基板など一般的な基板材料を用いることができる。また導電パターン12に用いる導電体は、銅箔を用いエッチング法により配線パターンを形成する。さらに端子部14の導体パターン12の露出部は銅表面の酸化を防ぐため金やニッケルでメッキをした構成となっている。導電パターン12は、回路基板端子部14で露出している導体パターン12の形状が崩れない薄膜状の金属材料であればよく、金やアルミニウムなども用いることができる。   The material of the first insulating layer 11 and the second insulating layer 13 is an insulating material, and a general substrate material such as a polyimide film or a glass epoxy substrate can be used. Moreover, the conductor used for the conductive pattern 12 forms a wiring pattern by an etching method using copper foil. Further, the exposed portion of the conductor pattern 12 of the terminal portion 14 is configured to be plated with gold or nickel in order to prevent oxidation of the copper surface. The conductive pattern 12 may be a thin-film metal material that does not collapse the shape of the conductor pattern 12 exposed at the circuit board terminal portion 14, and gold, aluminum, or the like can also be used.

また、図2に示す構造では導体パターン12が露出している回路基板端子部14は回路基板10の最端部ではないが、図3(a)に示す斜視図、図3(b)に示す平面図のような、最端部の第1絶縁層11と第2絶縁層13とが取り除かれた構造でもよい。図3では、回路基板10の最端部で第1絶縁層11と第2絶縁層13を開口し回路基板端子部14を形成している。この場合は、図3(a)の斜視図に示すように、導体パターン12が完全に露出しフライングリード状態となり、図3(b)の平面図で示すように導体パターン12の先端はどこにも固定されていない状態となる。図2または図3に示したいずれの回路基板においても導体パターン12が露出した構造になっていればよい。ただし、導体パターン12の幅がかなり細い場合には、図2に示すように最端部に絶縁層があるものの方が、操作しやすく好ましい。   Further, in the structure shown in FIG. 2, the circuit board terminal portion 14 where the conductor pattern 12 is exposed is not the endmost part of the circuit board 10, but is a perspective view shown in FIG. 3A and FIG. 3B. A structure in which the first insulating layer 11 and the second insulating layer 13 at the extreme ends are removed as shown in the plan view. In FIG. 3, the first insulating layer 11 and the second insulating layer 13 are opened at the end of the circuit board 10 to form a circuit board terminal portion 14. In this case, as shown in the perspective view of FIG. 3A, the conductor pattern 12 is completely exposed to be in a flying lead state, and the tip of the conductor pattern 12 is located anywhere as shown in the plan view of FIG. It is not fixed. Any circuit board shown in FIG. 2 or 3 may have a structure in which the conductor pattern 12 is exposed. However, when the width of the conductor pattern 12 is quite narrow, it is preferable to have an insulating layer at the end as shown in FIG.

次に図4に本発明で用いる粘着シート30の構造について説明する。図4(a)は、本発明に用いる粘着シート30の断面図で、紙やポリイミドフィルムやPETフィルムなどの支持体31に、ゴム系やアクリル樹脂系やシリコーン樹脂系の粘着剤を粘着材32として用いた2層構造になっている。さらに図3(b)に示すように支持体31として弾力性のあるゴム系フィルムやPET等で作製したスポンジ状の弾性体を用い、粘着材32は支持体31の表面に薄く形成する構造でもよい。いずれにしても粘着シート30が弾力性を持つ構造となればよい。   Next, the structure of the pressure-sensitive adhesive sheet 30 used in the present invention will be described with reference to FIG. FIG. 4A is a cross-sectional view of the pressure-sensitive adhesive sheet 30 used in the present invention. A rubber-based, acrylic resin-based or silicone resin-based pressure-sensitive adhesive is applied to a support 31 such as paper, polyimide film, or PET film. It has a two-layer structure used. Further, as shown in FIG. 3B, the support 31 is made of an elastic rubber film, a sponge-like elastic body made of PET or the like, and the adhesive material 32 is thinly formed on the surface of the support 31. Good. In any case, it is sufficient that the pressure-sensitive adhesive sheet 30 has a resilient structure.

図1は本実施の形態である回路基板と電子回路との構成を示す分解斜視図である。電子回路としては、フレキシブル回路基板、あるいはプラスチック基板上に外部回路との接続を行うための接続配線を配置した回路、電極端子を備えたICチップ等などを用いることができる。図1に図示すように、電子回路40は、電子回路第1絶縁層41の上に電極端子42を形成し、その上に電子回路第2絶縁層43を形成した構造となっている。また電子回路第2絶縁層43を開口し、電極端子42を露出した電極端子部44を形成した構造となっている。さらに電子回路40の上に回路基板10を配置し、さらに回路基板端子部14の上から回路基板端子部14の導体パターン12を覆うように粘着シート30を配置する。   FIG. 1 is an exploded perspective view showing configurations of a circuit board and an electronic circuit according to the present embodiment. As the electronic circuit, a flexible circuit board or a circuit in which connection wiring for connecting to an external circuit is arranged on a plastic substrate, an IC chip having an electrode terminal, or the like can be used. As shown in FIG. 1, the electronic circuit 40 has a structure in which an electrode terminal 42 is formed on an electronic circuit first insulating layer 41 and an electronic circuit second insulating layer 43 is formed thereon. In addition, the electronic circuit second insulating layer 43 is opened, and the electrode terminal portion 44 is formed in which the electrode terminal 42 is exposed. Further, the circuit board 10 is disposed on the electronic circuit 40, and the adhesive sheet 30 is disposed so as to cover the conductor pattern 12 of the circuit board terminal portion 14 from above the circuit board terminal portion 14.

以下図5に図1で示したAA´部の断面構造を用いて実装工程を説明する。図5(a)に示すように、まず相手材となる電子回路40の電極端子部44と回路基板10の回路基板端子部14で露出させた導体パターン12とを位置合わせする。次に図5(b)に示すように、回路基板10の導体パターン12の上から図4に示した粘着シート30を重ね、図示しないが加圧冶具を用いて加圧を行い、粘着シート30の粘着材32を電子回路40の表面に接着させ図5(c)に示す断面構造になるようにする。   Hereinafter, the mounting process will be described with reference to the cross-sectional structure of the AA ′ portion shown in FIG. As shown in FIG. 5A, first, the electrode terminal portion 44 of the electronic circuit 40 which is the counterpart material and the conductor pattern 12 exposed at the circuit board terminal portion 14 of the circuit board 10 are aligned. Next, as shown in FIG. 5B, the pressure-sensitive adhesive sheet 30 shown in FIG. 4 is stacked on the conductor pattern 12 of the circuit board 10, and although not shown, pressure is applied using a pressure jig, thereby pressure-sensitive adhesive sheet 30. The adhesive material 32 is adhered to the surface of the electronic circuit 40 so that the cross-sectional structure shown in FIG.

図5(b)の加圧工程では粘着材30を電子回路40の表面に十分に密着させるだけの加圧力で行う必要があり、1平方cmあたり数十gから10kgの加圧力を加える。加圧時間は粘着シート30が電子回路40へ密着する時間だけ保持すれば良く、数秒から10秒程度の時間加圧を行う。   In the pressurizing step of FIG. 5B, it is necessary to carry out with a pressurizing force sufficient to bring the adhesive material 30 into close contact with the surface of the electronic circuit 40, and a pressurizing force of several tens g to 10 kg is applied per square centimeter. The pressurization time may be maintained only for the time when the adhesive sheet 30 is in close contact with the electronic circuit 40, and the pressurization is performed for several seconds to 10 seconds.

また加圧時に加熱は必要とせず室温で加圧工程を行うことができるが、粘着シート30と電子回路40の密着をあげるため加熱する場合もあり、加熱温度としては、室温〜80℃で行う。   Although heating is not required at the time of pressurization, the pressurization step can be performed at room temperature. However, heating may be performed to increase the adhesion between the pressure-sensitive adhesive sheet 30 and the electronic circuit 40, and the heating temperature is from room temperature to 80 ° C. .

粘着シート30の厚さは、図2と図3に示す回路基板10の導体パターン12と電子回路40の電極端子42の総厚より厚く設定する。このような厚さにすることで図5(b)の工程で行う加圧により粘着シート30の粘着材32がプリント基板40の表面に接触し、接着される。粘着材30が導体パターン12と電極端子42の総厚より薄い場合は、加圧しても粘着材32がプリント基板表面に届かないため接着できない。   The thickness of the adhesive sheet 30 is set to be thicker than the total thickness of the conductor pattern 12 of the circuit board 10 and the electrode terminal 42 of the electronic circuit 40 shown in FIGS. 2 and 3. With such a thickness, the pressure-sensitive adhesive 32 of the pressure-sensitive adhesive sheet 30 comes into contact with and adheres to the surface of the printed circuit board 40 by the pressure applied in the step of FIG. When the adhesive material 30 is thinner than the total thickness of the conductor pattern 12 and the electrode terminal 42, the adhesive material 32 does not reach the surface of the printed circuit board even if it is pressed, so that it cannot be bonded.

図6に本発明の回路基板の実装方法で作製した実装体で電気的導通が安定的に維持される仕組みを示す。図6は、図5で示した実装工程後の断面構造を示している。粘着シート30の粘着材32が電子回路40と接着していることで、粘着シート30が持つ弾力性が図中の矢印で示す応力60の方向に作用することで、導体パターン12を下に押さえつけるように応力60が発生し、導体パターン12を電子回路40の電極端子42を常に接触させるような力を働かせることができる。そのため電気的接続が常に安定して取れるようにすることができる。   FIG. 6 shows a mechanism in which electrical continuity is stably maintained in a mounting body manufactured by the circuit board mounting method of the present invention. FIG. 6 shows a cross-sectional structure after the mounting process shown in FIG. Since the adhesive material 32 of the adhesive sheet 30 is bonded to the electronic circuit 40, the elasticity of the adhesive sheet 30 acts in the direction of the stress 60 indicated by the arrow in the figure, thereby pressing the conductor pattern 12 downward. As described above, the stress 60 is generated, and the conductor pattern 12 can be exerted with a force such that the electrode terminal 42 of the electronic circuit 40 is always in contact with the conductor pattern 12. As a result, the electrical connection can always be made stably.

さらにこの構造にすることで回路基板10もしくは電子回路40の平坦性が極端に悪く、回路基板端子部14と電極端子部44が加圧しただけでは十分な接触面積が得られない場合にも、粘着シート30の弾力性が平坦性のバラツキを吸収し変形して接着するため、部材の平坦性が高精度でない場合にも確実に電気的接続を行うことができる。また同様に加圧に用いる実装機についても加圧冶具の平行度を高精度に調整する必要がなく簡単な構造の実装機を用いて実装することが可能になる。   Furthermore, even if this structure has extremely poor flatness of the circuit board 10 or the electronic circuit 40 and the circuit board terminal portion 14 and the electrode terminal portion 44 are not pressurized, a sufficient contact area cannot be obtained. Since the elasticity of the pressure-sensitive adhesive sheet 30 absorbs variation in flatness and deforms and adheres, electrical connection can be reliably performed even when the flatness of the members is not highly accurate. Similarly, it is not necessary to adjust the parallelism of the pressing jig with high accuracy for the mounting machine used for pressing, and it is possible to mount using a mounting machine with a simple structure.

さらに図7(a),(b)と図8(a),(b)を用いて、電気的導通をさらに確実にするための構造を示す。回路基板10の回路基板端子部14もしくは電子回路40の電極端子部44の少なくともどちらか一方の表面にスタッドバンプやメッキ法によって凸構造70を形成する。図7では回路基板10と電子回路40の両方に凸構造70を設けている。   7A and 7B and FIGS. 8A and 8B show a structure for further ensuring electrical conduction. A convex structure 70 is formed on at least one surface of the circuit board terminal portion 14 of the circuit board 10 or the electrode terminal portion 44 of the electronic circuit 40 by stud bumps or plating. In FIG. 7, convex structures 70 are provided on both the circuit board 10 and the electronic circuit 40.

図7(a)は回路基板10側の導体パターン12に凸構造70を形成した場合を示す斜視図である。図7(b)は電子回路40の電極端子42上に凸構造70を形成した場合を示す斜視図である。このように加工した基板を用いて図5(b)に示す加圧工程を行うことで、接続部分の断面構造は、図8(a),(b)に示すような断面構造になる。   FIG. 7A is a perspective view showing a case where the convex structure 70 is formed on the conductor pattern 12 on the circuit board 10 side. FIG. 7B is a perspective view showing a case where the convex structure 70 is formed on the electrode terminal 42 of the electronic circuit 40. By performing the pressurizing step shown in FIG. 5B using the substrate thus processed, the cross-sectional structure of the connection portion becomes a cross-sectional structure as shown in FIGS. 8A and 8B.

図8(a)は回路基板10の導体パターン12に凸構造70を形成した場合の断面図で
、図8(b)は電子回路40の電極端子42に凸構造70を形成した場合の断面構造である。どちらの場合も凸構造70部分が相手材に突き刺ささり、電気的導通を確実に取る構造にすることができる。また回路基板端子部14もしくは電極端子部44の表面の汚れで電気的接続が取れにくい場合にも、凸構造70が突き刺ささることで表面の汚れを突き破るので電気的導通を安定にすることが可能になる。
FIG. 8A is a cross-sectional view when the convex structure 70 is formed on the conductor pattern 12 of the circuit board 10, and FIG. 8B is a cross-sectional structure when the convex structure 70 is formed on the electrode terminal 42 of the electronic circuit 40. It is. In either case, the projecting structure 70 can be pierced into the mating member, thereby ensuring electrical continuity. In addition, even when it is difficult to make an electrical connection due to dirt on the surface of the circuit board terminal part 14 or the electrode terminal part 44, it is possible to stabilize the electrical conduction because the convex structure 70 penetrates the dirt on the surface. become.

このように本発明の実装体では、粘着シートを密着させて電子回路に接着させるだけの簡単な工程で回路基板と電子回路の電気的導通を行うことができ、さらにほぼ室温の状態で数kgの加圧を数秒間行うだけの簡単な工程で行うことができる。したがって耐熱性の低い薄型基板やプラスチック基板に対しても安定して実装を行うことができる。   As described above, in the mounting body of the present invention, the electrical connection between the circuit board and the electronic circuit can be performed by a simple process in which the adhesive sheet is adhered and adhered to the electronic circuit. The pressurization can be performed by a simple process of performing only a few seconds. Therefore, it can be stably mounted even on a thin substrate or a plastic substrate having low heat resistance.

従来例の方式では、接着剤を200℃弱の温度で加熱硬化させ、さらに同時に1平方cm当たり数十kgの加圧を行い、導電粒子を潰して電気的導通をとる方式のため、加圧により変形しやすい薄型基板や熱で変形しやすいプラスチック基板への実装が難しかった。   In the conventional method, the adhesive is heat-cured at a temperature of less than 200 ° C., and at the same time, several tens of kg per square centimeter is applied, and the conductive particles are crushed to achieve electrical conduction. Therefore, mounting on a thin substrate that is easily deformed or a plastic substrate that is easily deformed by heat is difficult.

さらに従来例の方式では導電粒子を均一に潰さなくてはならないため、実装機の加熱加圧ヘッドの平坦度の調整を高精度にしなければならず、定期的なメンテナンスが必要であった。一般的には加熱加圧ヘッドの平坦度は数ミクロン以内に調整する必要がある。   Furthermore, in the conventional method, since the conductive particles must be crushed uniformly, the adjustment of the flatness of the heating / pressurizing head of the mounting machine must be made highly accurate, and regular maintenance is required. In general, it is necessary to adjust the flatness of the heating and pressing head within several microns.

しかしながら本発明の実装方法では、粘着材の弾力性が加圧時の平坦度のバラツキを均一にする作用があるため、加圧冶具の平坦度の調整を高精度に行う必要がなく、実装機の平坦度調整などのメンテナンスが非常に簡単になる。   However, in the mounting method of the present invention, since the elasticity of the adhesive material has the effect of making the variation in flatness during pressing uniform, there is no need to adjust the flatness of the pressure jig with high accuracy. Maintenance, such as adjusting the flatness, becomes very easy.

また室温で実装を行う場合は、実装機そのものに加熱機構を備える必要がないため、実装機の電力消費がほとんどなく低コストで実装機を動かす事ができる。加熱する場合も80℃程度までなので、従来例の方式と比べても電力の消費が大幅に少なくて済む。   Further, when mounting at room temperature, it is not necessary to provide a heating mechanism in the mounting machine itself, so that the mounting machine can be moved at low cost with almost no power consumption of the mounting machine. Even when heating, the temperature is up to about 80 ° C., so that the power consumption is significantly less than that of the conventional method.

以上の説明からも明白なように、本発明の回路基板の実装体では低温、かつ低加重で実装工程を行うことができる。   As is apparent from the above description, the mounting process of the circuit board mounting body of the present invention can be performed at a low temperature and a low load.

さらに変形しやすい薄型基板や耐熱性の低いプラスチック基板への回路基板の実装や微細な配線パターンをもつ回路基板への接続を精度良く、低コストで行うことができる実装方法を提供することが出来る。   Further, it is possible to provide a mounting method capable of accurately and inexpensively mounting a circuit board on a thin substrate that is easily deformed or a plastic substrate having low heat resistance or connecting to a circuit board having a fine wiring pattern. .

本発明の回路基板の実装体を説明する斜視図である。It is a perspective view explaining the mounting body of the circuit board of this invention. 本発明で用いる回路基板の構造を示す図である。It is a figure which shows the structure of the circuit board used by this invention. 本発明で用いる回路基板の構造を示す図である。It is a figure which shows the structure of the circuit board used by this invention. 本発明で用いる粘着シートの構造を示す断面図である。It is sectional drawing which shows the structure of the adhesive sheet used by this invention. 本発明の回路基板の実装方法を示す断面図である。It is sectional drawing which shows the mounting method of the circuit board of this invention. 本発明における回路基板の実装後の状態を示す断面図である。It is sectional drawing which shows the state after mounting of the circuit board in this invention. 本発明で用いる導体パターン上に形成する凸構造を示す斜視図である。It is a perspective view which shows the convex structure formed on the conductor pattern used by this invention. 本発明における回路基板の実装後の状態を示す断面図である。It is sectional drawing which shows the state after mounting of the circuit board in this invention. 従来の回路基板の実装方法を示す断面図である。It is sectional drawing which shows the mounting method of the conventional circuit board.

符号の説明Explanation of symbols

10 回路基板
11 第1絶縁層
12 導体パターン
13 第2絶縁層
14 回路基板端子部
30 粘着シート
31 支持体
32 粘着材
40 電子回路
41 電子回路第1絶縁層
42 電極端子
43 電子回路第2絶縁層
44 電極端子部
60 応力
70 凸構造
90 ガラス基板
91 透明電極膜
92 導電粒子
93 異方性導電接着膜
94 加熱ヘッド
10 Circuit board
DESCRIPTION OF SYMBOLS 11 1st insulating layer 12 Conductive pattern 13 2nd insulating layer 14 Circuit board terminal part 30 Adhesive sheet 31 Support body 32 Adhesive material 40 Electronic circuit 41 Electronic circuit 1st insulating layer 42 Electrode terminal 43 Electronic circuit 2nd insulating layer 44 Electrode terminal Part 60 Stress 70 Convex structure 90 Glass substrate 91 Transparent electrode film 92 Conductive particle 93 Anisotropic conductive adhesive film 94 Heating head

Claims (5)

第1絶縁層の上に導電パターンが形成され、前記導電パターンのさらに上に第2絶縁層が形成されている回路基板と、電極端子が露出している電極端子部を有する電子回路とを電気的に接続した回路基板の実装体において、
前記回路基板は、前記第1絶縁層と第2絶縁層との両方の一部を開口して前記導電パターンが露出されている回路基板端子部を備え、
常温で粘着性を有する粘着シートと前記電子回路における前記電極端子部との間に、前記回路基板端子部を挟んで、前記回路基板と前記電子回路とが電気的に接続固定されていることを特徴とする回路基板の実装体。
A circuit board having a conductive pattern formed on the first insulating layer and a second insulating layer formed on the conductive pattern is electrically connected to an electronic circuit having an electrode terminal portion from which the electrode terminal is exposed. In a circuit board mounted body that is connected
The circuit board includes a circuit board terminal portion in which a part of both the first insulating layer and the second insulating layer is opened to expose the conductive pattern,
The circuit board and the electronic circuit are electrically connected and fixed with the circuit board terminal part sandwiched between the adhesive sheet having adhesiveness at room temperature and the electrode terminal part in the electronic circuit. A circuit board mounting body.
前記粘着シートは、少なくとも前記導体パターンの厚さと前記電子回路の電極端子の厚さとを合わせた総厚よりも厚いことを特徴とする請求項1に記載の回路基板の実装体。 2. The circuit board mounting body according to claim 1, wherein the adhesive sheet is thicker than a total thickness including at least the thickness of the conductor pattern and the thickness of the electrode terminal of the electronic circuit. 前記粘着シートは、弾力性のある支持体と、該支持体の片面側に配置されている粘着材とを備えた構造であることを特徴とする請求項1に記載の回路基板の実装体。 2. The circuit board mounting body according to claim 1, wherein the pressure-sensitive adhesive sheet has a structure including a resilient support and a pressure-sensitive adhesive disposed on one side of the support. 前記回路基板端子部における前記導電パターン上、または前記電子回路の電極端子上の少なくとも一方に凸構造の導電性材料を設けていることを特徴とする請求項1に記載の回路基板の実装体。 2. The circuit board mounting body according to claim 1, wherein a conductive material having a convex structure is provided on at least one of the conductive pattern in the circuit board terminal portion or the electrode terminal of the electronic circuit. 前記電子回路とは、プラスチック基板を用いた装置の構成部分であり、前記電子回路の電極端子とは、前記プラスチック基板上に配置されている外部回路との接続電極であることを特徴とする請求項1に記載の回路基板の実装体。   The electronic circuit is a component part of an apparatus using a plastic substrate, and the electrode terminal of the electronic circuit is a connection electrode with an external circuit arranged on the plastic substrate. Item 4. A circuit board mounting body according to Item 1.
JP2007074562A 2007-03-22 2007-03-22 Package of circuit board Pending JP2008235656A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007074562A JP2008235656A (en) 2007-03-22 2007-03-22 Package of circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007074562A JP2008235656A (en) 2007-03-22 2007-03-22 Package of circuit board

Publications (1)

Publication Number Publication Date
JP2008235656A true JP2008235656A (en) 2008-10-02

Family

ID=39908088

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007074562A Pending JP2008235656A (en) 2007-03-22 2007-03-22 Package of circuit board

Country Status (1)

Country Link
JP (1) JP2008235656A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011029349A (en) * 2009-07-23 2011-02-10 Sumitomo Electric Ind Ltd Connection structure of printed wiring board and method of manufacturing the same
JP2011029348A (en) * 2009-07-23 2011-02-10 Sumitomo Electric Ind Ltd Connection structure of printed wiring board and method of manufacturing the same
WO2016117122A1 (en) * 2015-01-23 2016-07-28 オリンパス株式会社 Method for producing wiring board, and wiring board

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011029349A (en) * 2009-07-23 2011-02-10 Sumitomo Electric Ind Ltd Connection structure of printed wiring board and method of manufacturing the same
JP2011029348A (en) * 2009-07-23 2011-02-10 Sumitomo Electric Ind Ltd Connection structure of printed wiring board and method of manufacturing the same
WO2016117122A1 (en) * 2015-01-23 2016-07-28 オリンパス株式会社 Method for producing wiring board, and wiring board
US10321582B2 (en) 2015-01-23 2019-06-11 Olympus Corporation Method of manufacturing wiring board and wiring board

Similar Documents

Publication Publication Date Title
KR101993340B1 (en) Mounting Method Of Electronic Component, Bonding Structure Of Electronic Component, Substrate Device, Display Device, And Display System
JP4968665B2 (en) Flat display panel and connection structure
JP4987880B2 (en) Circuit board connection structure using anisotropic conductive film, adhesion method, and adhesion state evaluation method using the same
KR100634239B1 (en) Reinforcement combining apparatus and method of combining reinforcement
CN103140052A (en) Electronic module
JP5125314B2 (en) Electronic equipment
JP2010237404A (en) Image display device and method for manufacturing the same
JP4675178B2 (en) Crimping method
JP2011258739A (en) Connection structure of printed wiring board, wiring board connection body, electronic apparatus and method of manufacturing wiring board connection body
JP2008235656A (en) Package of circuit board
JP2010067922A (en) Thermocompression bonding device and packaging method of electrical component
JP4133756B2 (en) Connection method of printed wiring board
KR20090128370A (en) Printed circuit board assembly and electronic device
JP2001230001A (en) Connection structure, photoelectric device and electric equipment
JP3250000B2 (en) Terminal connection structure of liquid crystal display panel and terminal connection method
JP5406974B2 (en) Thermocompression bonding apparatus and electrical component mounting method
JP3813766B2 (en) Printed circuit board connection structure
JP2009032845A (en) Thermocompression bonding device and packaging method for electrical component
JP2003059977A (en) Manufacturing method and apparatus of film carrier tape for packaging electronic component
JP2008112911A (en) Inter-substrate connection structure, inter-substrate connection method, and display device
KR100683307B1 (en) Anisotropic conductive film that has differential thickness
JP2827650B2 (en) Thermocompression bonding method and crimping member
JPH08304847A (en) Connecting structural body of circuit board and connecting method as well as liquid crystal display element having the connecting structural body
JP4055151B2 (en) Mounting structure manufacturing apparatus and manufacturing method
JP5485510B2 (en) Electronic device, electronic apparatus, and method of manufacturing electronic device