GB2379109A - A predistorted mobile phone base station transmitter with reduced digital subsystem dynamic range requirements - Google Patents
A predistorted mobile phone base station transmitter with reduced digital subsystem dynamic range requirements Download PDFInfo
- Publication number
- GB2379109A GB2379109A GB0120307A GB0120307A GB2379109A GB 2379109 A GB2379109 A GB 2379109A GB 0120307 A GB0120307 A GB 0120307A GB 0120307 A GB0120307 A GB 0120307A GB 2379109 A GB2379109 A GB 2379109A
- Authority
- GB
- United Kingdom
- Prior art keywords
- digital
- analogue
- signal processor
- digital signal
- transmitter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005070 sampling Methods 0.000 claims description 22
- 230000006978 adaptation Effects 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 11
- 230000008569 process Effects 0.000 claims description 11
- 238000001514 detection method Methods 0.000 claims description 6
- 230000003247 decreasing effect Effects 0.000 claims description 3
- 238000005259 measurement Methods 0.000 claims description 3
- 230000004044 response Effects 0.000 claims description 3
- 230000003044 adaptive effect Effects 0.000 abstract description 5
- 238000012545 processing Methods 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 101100388212 Arabidopsis thaliana DSP3 gene Proteins 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3252—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using multiple parallel paths between input and output
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3294—Acting on the real and imaginary components of the input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/207—A hybrid coupler being used as power measuring circuit at the output of an amplifier circuit
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
- Transmitters (AREA)
Abstract
A mobile phone base station transmitter amplifier 10 is linearised by an adaptive digital predistortion system 1,3. When the amplitude of the digital input signal D is low, the gain of the digital amplitude control block 15 is raised and the setting of the analogue amplitude control block is reduced, thereby maintaining a constant overall system gain but reducing dynamic range requirements for the DAC 8 and digital upconverter 6. When the input signal amplitude is below a first threshold, the adaptive updating of predistortion coefficients is disabled, and when it falls below a lower second threshold, the predistortion updating remains disabled and inverse control of the digital and analogue amplitude control blocks commences. The analogue control block may be an attenuator.
Description
<Desc/Clms Page number 1>
Linearised Radio Transmitter This invention relates to a linearised radio transmitter, and in particular to a linearised radio transmitter which incorporates adaptive pre-distortion linearisation. Such a transmitter would be suitable for use in a third generation mobile phone base station.
Linearised radio transmitters employing adaptive pre-distortion are known. A typical known transmitter is shown in the block circuit diagram of Figure 1, which shows a dedicated digital signal processor (DSP) 1, an output sampling block 2, and a programmable DSP 3. The dedicated DSP 1 includes a coding and power control block 4, a digital pre-distorter 5, a digital frequency up-converter 6, and an IQ and DC error corrector 7. Input data signals (indicated by the reference D) are processed by the block 4 which performs channel coding, power control and filtering functions for a multiplicity of channels. The digital pre-distorter 5 typically produces distortion of the signal amplitude and phase, and is controlled by a set of coefficients provided by the programmable DSP3. The up-converter and error corrector blocks 6 and 7 provide frequency conversion and correction for hardware inaccuracies in the analogue processing and are optional. The output of the dedicated DSP 1 is fed to a digital-to-analogue (DAC) converter 8, whose output is fed to an RF up-converter 9.
The output of the RF up-converter 9 is fed to the output sampling block 2 via a high power output amplifier 10. A feedback line 11 from the output sampling block 2 leads to the programmable DSP 3 via an RF down-converter 12, and an analogue-to-digital converter 13. The programmable DSP 3 is connected to the digital pre-distorter 5 and the error corrector 7 of the dedicated DSP 1, thereby to provide error estimation and adaptation. A feedback link F is also provided so that the programmable DSP 3 can compare the signal from the analogue-to-digital converter 13 with the ideal signal.
The purpose of using pre-distortion is to reduce the power consumption requirements of the transmitter. The majority of the power consumption is within the amplifier 10, and is determined mainly by the bias current and voltage of the amplifier transistors.
The bias levels are typically chosen to ensure that the amplifier 10 is able to deliver the
<Desc/Clms Page number 2>
required peak envelope power (PEP) into the load. If the bias levels are reduced, then signals at the peak power level will be distorted, resulting in a loss of system data transmission capacity. Distortion of the output signal peaks can be eliminated by
pre-distorting the baseband digital signal in such a way that subsequent non-linearity in C : ! zn tn the RF processing and the amplifier 10 results in a signal free from distortion. To achieve optimum reduction of the output distortion, the parameters of the pre-distorter 5 must be accurately matched to that of the amplifier 10 and the RF processing characteristics. In practice, the system characteristics will change. The RF down-converter 12 and the analogue-to-digital converter 13 provide means for measuring the output signal. The programmable DSP 3 compares the measured output signal with the desired optimum output signal to estimate the required pre-distortion parameters to obtain perfect cancellation. The calculated optimum distortion parameters are then fed back to the pre-distorter 5. This distortion adaptation loop, tracks changes in the system with time, temperature and output load.
The transmitter of Figure 1, as with many practical transmitters, requires means for controlling the output power, this being accomplished by the coding and power control block 4. For the system to operate without distortion, however, the digital-to-analogue converter 8, the RF up-converter 9, the amplifier 10 and the output sampling block 2 must accommodate the total signal dynamic range, which will be the sum of the required output signal-to-noise ratio (SNR), the power control dynamic range, and a head room allowance for the pre-distortion. It is normal practice when designing such systems to ensure that the dominant source of non-linearity is within the amplifier 10, and hence the digital-to-analogue converter 8 and the RF up-converter 9 are relatively linear. Thus, to achieve the dynamic range and linearity requirements within these two elements, requires a high level of power supply consumption, which reduces the overall efficiency gains resulting from the use of pre-distortion to linearise the amplifier 10.
The aim of the invention is to improve power consumption within a linearised radio transmitter using adaptive pre-distortion linearisation.
<Desc/Clms Page number 3>
The present invention provides a linearised radio transmitter comprising digital signal processor means. and an output sampling means, the digital signal processor means including a digital pre-distorter which is controlled by the digital signal processor means in dependence upon signals received from the output sampling means, the transmitter further comprising a digital-to-analogue converter at the output of the digital pre-distorter, an amplifier positioned between the digital-to-analogue converter and the output sampling means, a digital amplitude control positioned between the digital pre-distorter and the digital-to-analogue converter, an analogue amplitude control positioned between the digital-to-analogue converter and the amplifier, and an analogue-to-digital converter positioned between the output sampling means and the digital signal processor means, wherein control means are provided for simultaneously controlling the setting of the digital amplitude control and the setting of the analogue amplitude control such that their combined gain is constant.
Advantageously, the transmitter further comprises an RF up-converter positioned between the analogue-to-digital converter and the analogue gain control, and an RF down-converter positioned between the output sampling means and the amplifier.
Preferably, the digital signal processor means is constituted by first and second digital signal processors, the first digital signal processor including the digital pre-distorter, the second digital signal processor controlling the digital pre-distorter in dependence upon signals received by the second digital signal processor from the output sampling means, the digital-to-analogue converter being positioned at the output of the first digital signal processor, and the analogue-to-digital converter being positioned between the output sampling means and the second digital signal processor.
In a preferred embodiment, the first digital signal processor includes a coding and power control element for modifying incoming signals to the first digital signal processor. Preferably, the control means is a power detection and range control element which receives output signals from the coding and power control element, and feeds output signals to the digital amplitude control, the analogue amplitude control and the second digital signal processor.
<Desc/Clms Page number 4>
Advantageously, the arrangement is such that distortion coefficients applied to the digital pre-distorter are adapted in accordance with the signals received by the second digital signal processor from the output sampling means.
In a preferred embodiment, the control means operates in accordance with an algorithm such that: a) if PI is greater than or equal to P2, the analogue amplitude control is adjusted for maximum amplitude, and the second digital signal processor is controlled such that the adaptation process is enabled to apply optimised distortion coefficients to the digital pre-distorter in response to measurement of the output sampling means ; b) if PI is less than P2 but greater than or equal to P3, the analogue amplitude control is adjusted for maximum amplitude, and the second digital signal processor is controlled so that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter; and c) if PI is less than P3, the analogue amplitude control is adjusted to provide a level less than the maximum amplitude, and the second digital signal processor is controlled such that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter; where PI is the power measured by the control means, P2 is a first reference level, and P3 is a second reference level and less than P2.
Advantageously, step c) is such that the pre-distorter is forced to a linear state by modifying the distortion coefficients.
Preferably, PI is the sum of the individual power settings within the transmit coding and power control element. Alternatively, PI is the peak power at the output of the transmit coding and power control element measured over a predetermined period of time.
<Desc/Clms Page number 5>
Conveniently, the control means operates in accordance with a modified form of said algorithm, where P2 and P3 are each replaced by two parameters P2h'gh, P2low, and P3lugh, Pew and the modified algorithm is such that: a) if PI is increasing P2hlgh and P3h, gh are used; and
b) if PI is decreasing, Plow and P310w are used ; P2h, gh being greater than P2low" P31ugh being greater than P31ow, and Paw being greater than P3lugh.
A linearised radio transmitter constructed in accordance with the invention will now be described in greater detail, by way of example, with reference to Figure 2 of the drawings which is a block circuit diagram of the transmitter.
The transmitter of Figure 2 is a modified version of the transmitter of Figure 1, so like reference numerals will be used for like parts, and only the modifications will be described in detail. Thus, the transmitter of Figure 2 includes a power detection and range control block 14 associated with the coding and power control block 4 within the dedicated DSP 1, a digital amplitudecontrol block 15 positioned at the output of the digital pre-distorter 5, and an analogue amplitude control block (typically an analogue attenuator) 16 between the RF up-converter 9, and the amplifier 10.
The power detection and range control block 14 controls the digital amplitudecontrol block 15 and the analogue amplitude control 16 simultaneously and in tandem. This control is such that the amplitude setting of the digital control block 15 is matched by the amplitude settingof the analogue amplitude control 16, such that the combined gain of the two blocks is constant regardless of individual settings.
The power detection and range control block 14 measures the total output power level of the coding and power control block 4, and adjusts the digital amplitudecontrol block 15, the analogue amplitude control 16, and the programmable DSP 3 with respect to the measured power and in accordance with the algorithm described below.
In this algorithm, PI is the power measured by the power detection and range control block 14, P2 and P3 are reference levels where P2 is greater than or equal to P3. The
<Desc/Clms Page number 6>
value of PI may be found by summing the individual channel power settings present within the block 4, or from the peak power at the output of the block 4 measured over a period. Typically, P2 is set to a level at which the amplifier 10 is operating relatively linearly compared to at the maximum output power. For a given maximum level of output distortion. the values of the parameters of the pre-distorter 5 become less critical as the degree of correction is significantly lower. Below the level P2, the adaptation process is consequently no longer useful and is disabled. The level P3 is chosen such that the characteristics of the amplifier 10 are sufficiently linear that the pre-distortion can be disabled entirely, or such that the gain mismatches introduced due to imperfections of the analogue attenuator 16 will not cause unacceptable output distortion due to the resulting mismatch of the pre-distortion and amplifier characteristics. The parameters P2 and P3 will be dependent on the specific implementation, and must be determined by simulation or empirically for any given system.
Where P 1 is greater than or equal to P2, the analogue amplitude control 16 is adjusted for a maximum amplitude, and the programmable DSP 3 is controlled such that the adaptation process is enabled to apply optimised distortion coefficients to the digital pre-distorter 5 in response to measurements of the output 2.
Where PI is less than P2 but greater than or equal to P3, the analogue amplitude control 16 is adjusted for a maximum amplitude, and the programmable DSP 3 is controlled such that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter 5.
Where PI is less than P3, the analogue amplitude control 16 is adjusted to provide a level less than the maximum amplitude, and the programmable DSP 3 is controlled such that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter 5. This lesser setting of amplitude may be fixed or variable. Where a variable amplitude setting is used, the setting will also be adjusted in accordance with PI, such that the level of power at the output of the RF up-converter 9 is maintained at a nominal operating level. This nominal level is chosen such that the
<Desc/Clms Page number 7>
RF up-conversion linearity and the SNR are optimised for a given level of power supply consumption. In the case where a fixed level of amplitude reduction is used, this is chosen such that the level of power at the output of the RF up-converter 9 is maintained within a minimal deviation of the nominal operating level. An option within this operating range is that the digital pre-distorter 5 is forced to a linear state, either by by-passing the element entirely, or by appropriately modifying the parameters. In this case, the digital gain control block 15 may be logically implemented within the transmit coding and power control block 4, by simultaneously modifying the level control of all the multiplicity of channels by the equivalent amount.
In a modified version of the algorithm, each of the levels P2 and P3 is replaced by two
parameters P2h, gh and Paw and P3htgh and P3low. The algorithm is such that, if PI is increasing P2hlgh and P3 high are used ; and, if PI is decreasing, then P210w and P3 low are used. Thus, by setting P2111gh to be larger than Paw and P3htgh to be greater than P31ow, hysteresis is achieved. In this case, the value of Paw must be greater than the value of P3111gh, to ensure that the adaptation process is disabled when the amplitude control 16 is not set to provide a maximum amplitude.
The invention has a number of advantages. Firstly, the dynamic range requirements of the DAC converter 8 and the up-converter 9 are reduced, so that the power supply consumption of the transmitter is reduced. Moreover, by reducing the dynamic range requirements of the DAC 8, a cheaper device with less resolution may be employed.
Secondly, the RF up-converter local oscillator leakage is attenuated by the analogue attenuator 16 as the output level is reduced, and the requirement for filtering or for oscillator leakage suppression is also reduced.
Claims (11)
1. A linearised radio transmitter comprising digital signal processor means, and an output sampling means, the digital signal processor means including a digital pre-distorter which is controlled by the digital signal processor means in dependence upon signals received from the output sampling means. the transmitter further comprising a digital-to-analogue converter at the output of the digital pre-distorter, an amplifier positioned between the digital-to-analogue converter and the output sampling means, a digital amplitude control positioned between the digital pre-distorter and the digital-to-analogue converter, an analogue amplitude control positioned between the digital-to-analogue converter and the amplifier, and an analogue-to-digital converter positioned between the output sampling means and the digital signal processor means, wherein control means are provided for simultaneously controlling the setting of the digital amplitude control and the settingof the analogue amplitude control such that their combined gain is constant.
2. A transmitter as claimed in claim 1, further comprising an RF up-converter
positioned between the digital-to-analogue converter and the amplifier, and an RF zn down-converter positioned between the output sampling means and the analogue-to-digital converter.
3. A transmitter as claimed in claim 1 or claim 2, wherein the digital signal processor means is constituted by first and second digital signal processors, the first digital signal processor including the digital pre-distorter, the second digital signal processor controlling the digital pre-distorter in dependence upon signals received by the second digital signal processor from the output sampling means, the digital-to-analogue converter being positioned at the output of the first digital signal processor, and the analogue-to-digital converter being positioned between the output sampling means and the second digital signal processor.
<Desc/Clms Page number 9>
4. A transmitter as claimed in claim 3, wherein the first digital signal processor C7 includes a coding and power control element for modifying incoming signals to the first digital signal processor.
5. A transmitter as claimed in claim 4, wherein the control means is a power detection and range control element which receives output signals from the coding and power control element, and feeds output signals to the digital amplitude control, the analogue amplitude control and the second digital signal processor.
6. A transmitter as claimed in claim 4 or claim 5, wherein the arrangement is such that distortion coefficients applied to the digital pre-distorter are adapted in accordance with the signals received by the second digital signal processor from the output sampling means.
7. A transmitter as claimed in claim 6, wherein the control means operates in accordance with an algorithm such that: a) if PI is greater than or equal to P2, the analogue amplitude control is adjusted for maximum amplitude, and the second digital signal processor is controlled such that the adaptation process is enabled to apply optimised distortion coefficients to the digital pre-distorter in response to measurement of the output sampling means; b) if PI is less than P2 but greater than or equal to P3, the analogue amplitude control is adjusted for maximum amplitude, and the second digital signal processor is controlled so that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter; and c) if PI is less than P3, the analogue amplitude control is adjusted to provide a level less than the maximum amplitude, and the second digital signal processor is controlled such that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter; where PI is the power measured by the control means, P2 is a first reference level, and P3 is a second reference level and less than P2.
<Desc/Clms Page number 10>
8. A transmitter as claimed in claim 7, wherein step c) is such that the pre-distorter is forced to a linear state by modifying the distortion coefficients.
9. A transmitter as claimed in claim 8 when appendant to claim 6, wherein PI is the sum of the individual power settings within the transmit coding and power control element.
10. A transmitter as claimed in claim 8 when appendant to claim 6, wherein PI is the peak power at the output of the transmit coding and power control element measured over a predetermined period of time.
11. A transmitter as claimed in any one of claims 7 to 10, wherein the control means operates in accordance with a modified form of said algorithm, where P2 and P3 are each replaced by two parameters P2high, P2low, and P3high, P3low, and the modified algorithm is such that: a) if PI is increasing P2111gh and P3hlgh are used; and b) if PI is decreasing, Plow and P3low are used; P2h, gh being greater than P2\ow" P3h, gh being greater than P3\ow, and Paw being greater than P3hjgh.
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0120307A GB2379109B (en) | 2001-08-21 | 2001-08-21 | Linearised radio transmitter |
| EP02767602A EP1419573A1 (en) | 2001-08-21 | 2002-08-21 | Linearised radio transmitter |
| CN 02816334 CN1254911C (en) | 2001-08-21 | 2002-08-21 | Linearised radio transmitter |
| PCT/GB2002/003824 WO2003019772A1 (en) | 2001-08-21 | 2002-08-21 | Linearised radio transmitter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0120307A GB2379109B (en) | 2001-08-21 | 2001-08-21 | Linearised radio transmitter |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| GB0120307D0 GB0120307D0 (en) | 2001-10-17 |
| GB2379109A true GB2379109A (en) | 2003-02-26 |
| GB2379109B GB2379109B (en) | 2005-07-13 |
Family
ID=9920739
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB0120307A Expired - Fee Related GB2379109B (en) | 2001-08-21 | 2001-08-21 | Linearised radio transmitter |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP1419573A1 (en) |
| CN (1) | CN1254911C (en) |
| GB (1) | GB2379109B (en) |
| WO (1) | WO2003019772A1 (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1499015A1 (en) * | 2003-07-17 | 2005-01-19 | Siemens Aktiengesellschaft | Circuit and process for linearizing the characteristics of a GSM power amplifier |
| GB2408160A (en) * | 2003-11-14 | 2005-05-18 | Fujitsu Ltd | A digital adaptive predistorter wherein the feedback signal is amplified so that it better matches the input range of the ADC |
| GB2422999A (en) * | 2004-12-15 | 2006-08-09 | Sony Corp | Linearising the output from an audio speaker |
| WO2007000495A1 (en) * | 2005-06-29 | 2007-01-04 | Nokia Siemens Networks Oy | Data processing method, pre-distortion arrangement, transmitter, network element and base station |
| EP1810433A2 (en) * | 2004-11-10 | 2007-07-25 | Powerwave Technologies, Inc. | System and method for forward path gain control in a digital predistortion linearized transmitter |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101114854B (en) * | 2006-07-28 | 2011-05-18 | 北京信威通信技术股份有限公司 | Linearized control device and method for power amplifier of time division duplex system |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1992008297A1 (en) * | 1990-10-24 | 1992-05-14 | Motorola, Inc. | An apparatus and method for varying a signal in a transmitter of a transceiver |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5959499A (en) * | 1997-09-30 | 1999-09-28 | Motorola, Inc. | Predistortion system and method using analog feedback loop for look-up table training |
| GB9811382D0 (en) * | 1998-05-27 | 1998-07-22 | Nokia Mobile Phones Ltd | A transmitter |
-
2001
- 2001-08-21 GB GB0120307A patent/GB2379109B/en not_active Expired - Fee Related
-
2002
- 2002-08-21 CN CN 02816334 patent/CN1254911C/en not_active Expired - Fee Related
- 2002-08-21 WO PCT/GB2002/003824 patent/WO2003019772A1/en not_active Application Discontinuation
- 2002-08-21 EP EP02767602A patent/EP1419573A1/en not_active Withdrawn
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1992008297A1 (en) * | 1990-10-24 | 1992-05-14 | Motorola, Inc. | An apparatus and method for varying a signal in a transmitter of a transceiver |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1499015A1 (en) * | 2003-07-17 | 2005-01-19 | Siemens Aktiengesellschaft | Circuit and process for linearizing the characteristics of a GSM power amplifier |
| GB2408160A (en) * | 2003-11-14 | 2005-05-18 | Fujitsu Ltd | A digital adaptive predistorter wherein the feedback signal is amplified so that it better matches the input range of the ADC |
| GB2408160B (en) * | 2003-11-14 | 2007-01-03 | Fujitsu Ltd | Distortion compensator |
| US7405680B2 (en) | 2003-11-14 | 2008-07-29 | Fujitsu Limited | Distortion compensator |
| EP1810433A2 (en) * | 2004-11-10 | 2007-07-25 | Powerwave Technologies, Inc. | System and method for forward path gain control in a digital predistortion linearized transmitter |
| EP1810433A4 (en) * | 2004-11-10 | 2010-10-27 | Powerwave Technologies Inc | System and method for forward path gain control in a digital predistortion linearized transmitter |
| GB2422999A (en) * | 2004-12-15 | 2006-08-09 | Sony Corp | Linearising the output from an audio speaker |
| GB2422999B (en) * | 2004-12-15 | 2007-04-18 | Sony Corp | Audio signal processing method and apparatus |
| WO2007000495A1 (en) * | 2005-06-29 | 2007-01-04 | Nokia Siemens Networks Oy | Data processing method, pre-distortion arrangement, transmitter, network element and base station |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1545759A (en) | 2004-11-10 |
| GB2379109B (en) | 2005-07-13 |
| CN1254911C (en) | 2006-05-03 |
| EP1419573A1 (en) | 2004-05-19 |
| GB0120307D0 (en) | 2001-10-17 |
| WO2003019772A1 (en) | 2003-03-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8433263B2 (en) | Wireless communication unit, integrated circuit and method of power control of a power amplifier therefor | |
| CN108155877B (en) | Transmitter, communication unit and method for limiting spectral regrowth | |
| US8463207B2 (en) | Wireless communication unit, integrated circuit and method of power control of a power amplifier therefor | |
| AU2007211189B2 (en) | Supply voltage control for a power amplifier | |
| JP5206526B2 (en) | Amplifying device and transmitting device | |
| US20010043118A1 (en) | Feed-forward amplifier | |
| EP2296269A2 (en) | Power amplifier controller circuit | |
| US20050253652A1 (en) | Digital predistortion apparatus and method in power amplifier | |
| EP1884024A2 (en) | Dual voltage regulator for a supply voltage controlled power amplifier in a closed power control loop | |
| JP2010541326A (en) | Power amplifier controller having a polar transmitter | |
| KR20050016200A (en) | Power amplifier | |
| US7570928B2 (en) | System and method for low delay corrective feedback power amplifier control | |
| US5781069A (en) | Pre-post distortion amplifier | |
| WO2008019287A2 (en) | Replica linearized power amplifier | |
| EP1518320B1 (en) | Efficient generation of radio frequency currents | |
| US7170951B1 (en) | Device and method for predistorting a transmission signal to be transmitted via a nonlinear transmission path | |
| JP3985649B2 (en) | Transmission method and transmission apparatus | |
| GB2337169A (en) | An adaptive predistorter for an amplifier | |
| GB2379109A (en) | A predistorted mobile phone base station transmitter with reduced digital subsystem dynamic range requirements | |
| Seto et al. | An adaptive predistortion method for linear power amplifiers | |
| Braithwaite | Low cost, low delay umts power amplifier using digital-controlled adaptive analog predistortion | |
| JP4267980B2 (en) | Linear power amplifier | |
| KR100774385B1 (en) | Power amplifier | |
| US6734733B2 (en) | Auxiliary amplifier in feedforward linearization amplification system | |
| KR100700102B1 (en) | A Method For Maintaining PAR Of Digital Transceiver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20080821 |