FR2964111B1 - Procede de collage direct entre deux plaques, comprenant une etape de formation d'une couche de protection temporaire a base d'azote - Google Patents
Procede de collage direct entre deux plaques, comprenant une etape de formation d'une couche de protection temporaire a base d'azoteInfo
- Publication number
- FR2964111B1 FR2964111B1 FR1003495A FR1003495A FR2964111B1 FR 2964111 B1 FR2964111 B1 FR 2964111B1 FR 1003495 A FR1003495 A FR 1003495A FR 1003495 A FR1003495 A FR 1003495A FR 2964111 B1 FR2964111 B1 FR 2964111B1
- Authority
- FR
- France
- Prior art keywords
- plates
- formation
- protective layer
- nitrogen protective
- collage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 title 2
- 230000015572 biosynthetic process Effects 0.000 title 1
- 229910052757 nitrogen Inorganic materials 0.000 title 1
- 239000011241 protective layer Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02329—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen
- H01L21/02332—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen into an oxide layer, e.g. changing SiO to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Chemical Vapour Deposition (AREA)
- Formation Of Insulating Films (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1003495A FR2964111B1 (fr) | 2010-08-31 | 2010-08-31 | Procede de collage direct entre deux plaques, comprenant une etape de formation d'une couche de protection temporaire a base d'azote |
US13/818,843 US9064863B2 (en) | 2010-08-31 | 2011-08-31 | Method for directly adhering two plates together, including a step of forming a temporary protective nitrogen |
EP11758494.6A EP2612353A1 (fr) | 2010-08-31 | 2011-08-31 | Procédé de collage direct entre deux plaques, comprenant une étape de formation d'une couche de protection temporaire à base d'azote |
PCT/FR2011/000483 WO2012028792A1 (fr) | 2010-08-31 | 2011-08-31 | Procédé de collage direct entre deux plaques, comprenant une étape de formation d'une couche de protection temporaire à base d'azote |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1003495A FR2964111B1 (fr) | 2010-08-31 | 2010-08-31 | Procede de collage direct entre deux plaques, comprenant une etape de formation d'une couche de protection temporaire a base d'azote |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2964111A1 FR2964111A1 (fr) | 2012-03-02 |
FR2964111B1 true FR2964111B1 (fr) | 2013-01-25 |
Family
ID=43859729
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1003495A Expired - Fee Related FR2964111B1 (fr) | 2010-08-31 | 2010-08-31 | Procede de collage direct entre deux plaques, comprenant une etape de formation d'une couche de protection temporaire a base d'azote |
Country Status (4)
Country | Link |
---|---|
US (1) | US9064863B2 (fr) |
EP (1) | EP2612353A1 (fr) |
FR (1) | FR2964111B1 (fr) |
WO (1) | WO2012028792A1 (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106159114A (zh) * | 2015-04-23 | 2016-11-23 | 上海和辉光电有限公司 | 柔性显示器的封装方法 |
US10892156B2 (en) * | 2017-05-08 | 2021-01-12 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film on a substrate and related semiconductor device structures |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2896618B1 (fr) | 2006-01-23 | 2008-05-23 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat composite |
US8273636B2 (en) * | 2006-10-27 | 2012-09-25 | Soitec | Process for the transfer of a thin layer formed in a substrate with vacancy clusters |
JP2009135430A (ja) * | 2007-10-10 | 2009-06-18 | Semiconductor Energy Lab Co Ltd | 半導体装置の作製方法 |
US7842583B2 (en) * | 2007-12-27 | 2010-11-30 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device |
US8003483B2 (en) * | 2008-03-18 | 2011-08-23 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate |
US8871610B2 (en) * | 2008-10-02 | 2014-10-28 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate |
-
2010
- 2010-08-31 FR FR1003495A patent/FR2964111B1/fr not_active Expired - Fee Related
-
2011
- 2011-08-31 EP EP11758494.6A patent/EP2612353A1/fr not_active Withdrawn
- 2011-08-31 WO PCT/FR2011/000483 patent/WO2012028792A1/fr active Application Filing
- 2011-08-31 US US13/818,843 patent/US9064863B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US9064863B2 (en) | 2015-06-23 |
US20130217207A1 (en) | 2013-08-22 |
FR2964111A1 (fr) | 2012-03-02 |
EP2612353A1 (fr) | 2013-07-10 |
WO2012028792A1 (fr) | 2012-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK1214690A1 (zh) | 致 物理層方法 | |
FR3000600B1 (fr) | Procede microelectronique de gravure d'une couche | |
HK1185879A1 (zh) | 作為 抑制劑的藥物活性化合物 | |
EP2554376A4 (fr) | Film de protection de surface | |
EP2542997A4 (fr) | Protection d'informations utilisant des zones | |
EP2621297A4 (fr) | Airbag adapté à la protection de la tête | |
FR2957072B1 (fr) | Procede d'inertage d'argiles non gonflantes | |
IL225400A0 (en) | The compositions containing a modified n-(2-arylamino) aryl sulfonamide | |
HK1164810A1 (en) | Vehicle equipment protection structure for railroad vehicle | |
PL1977950T3 (pl) | Metoda oceny jakości ułożenia toru odniesiona do skutku | |
EP2567044A4 (fr) | Appareil pour former des garde-corps temporaires sur des escaliers | |
FR2964111B1 (fr) | Procede de collage direct entre deux plaques, comprenant une etape de formation d'une couche de protection temporaire a base d'azote | |
IT1404710B1 (it) | Apparecchiatura per rilevare disomogeita' | |
GB2506870B (en) | Method for the reduction of signalling traffic on mobile devices | |
EP2578747A4 (fr) | Modules pour la construction de signalisations routières et/ou de surfaces de passage antidérapantes | |
EP2636326A4 (fr) | Système de protection de la couture de la tige d'une chaussure | |
FR2995444B1 (fr) | Procede de detachement d'une couche | |
EP2621720A4 (fr) | Couche barrière pour articles gonflables | |
TWI349973B (en) | Method of fabricating alignment mark for cdim package structure | |
PL2374951T3 (pl) | Sposób i aparat do zapewniania warstwy bariery cieplnej dla grzejnika | |
FR2963135B1 (fr) | Procede de protection d'un contenu | |
FR2947473B3 (fr) | Structure de dissipation de chaleur pour machines-outils hermetiquement scellees | |
GB0714873D0 (en) | Base pad for crash barrier | |
IT1401245B1 (it) | Apparecchiatura per l'applicazione di elementi distanziali su lastre | |
EP2879168A4 (fr) | Procédé permettant de retirer une couche de protection de silicium polycristallin sur une face arrière de transistor bipolaire à porte isolée présentant une structure à coupure de champ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |
Effective date: 20160429 |