Nothing Special   »   [go: up one dir, main page]

FR2373944A1 - Substrat ceramique comportant un plan de masse et supportant des circuits integres et son procede de fabrication - Google Patents

Substrat ceramique comportant un plan de masse et supportant des circuits integres et son procede de fabrication

Info

Publication number
FR2373944A1
FR2373944A1 FR7731857A FR7731857A FR2373944A1 FR 2373944 A1 FR2373944 A1 FR 2373944A1 FR 7731857 A FR7731857 A FR 7731857A FR 7731857 A FR7731857 A FR 7731857A FR 2373944 A1 FR2373944 A1 FR 2373944A1
Authority
FR
France
Prior art keywords
ceramic substrate
ground plane
manufacturing process
integrated circuits
substrate containing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7731857A
Other languages
English (en)
Other versions
FR2373944B1 (fr
Inventor
Ronald W Gedney
John Rasile
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2373944A1 publication Critical patent/FR2373944A1/fr
Application granted granted Critical
Publication of FR2373944B1 publication Critical patent/FR2373944B1/fr
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/02Arrangements of circuit components or wiring on supporting structure
    • H05K7/10Plug-in assemblages of components, e.g. IC sockets
    • H05K7/1053Plug-in assemblages of components, e.g. IC sockets having interior leads
    • H05K7/1061Plug-in assemblages of components, e.g. IC sockets having interior leads co-operating by abutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Combinations Of Printed Boards (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

Module électronique comportant un plan de masse amélioré. Le module comporte un substrat ceramique 13 sur lequel sont déposées des lignes conductrices, et un bloc semiconducteur 11 relié aux lignes semiconductrices. Des broches 15 traversent le substrant céramique. Un plan de masse 19 est positionné sur le substrat 13 et comporte des ouvertures qui dégagent les broches de connexion et le bloc semiconducteur. Ce plan de masse est constitué par un ensemble laminé de feuilles métalliques conductrices et de feuilles diélectriques. Le plan de masse est relié électriquement à certaines des broches de connexion 25. Ce module est utilisé dans les assemblages de circuits intégrés travaillant à vitesse élevée.
FR7731857A 1976-12-13 1977-10-14 Substrat ceramique comportant un plan de masse et supportant des circuits integres et son procede de fabrication Granted FR2373944A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/750,056 US4072816A (en) 1976-12-13 1976-12-13 Integrated circuit package

Publications (2)

Publication Number Publication Date
FR2373944A1 true FR2373944A1 (fr) 1978-07-07
FR2373944B1 FR2373944B1 (fr) 1980-12-19

Family

ID=25016316

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7731857A Granted FR2373944A1 (fr) 1976-12-13 1977-10-14 Substrat ceramique comportant un plan de masse et supportant des circuits integres et son procede de fabrication

Country Status (10)

Country Link
US (1) US4072816A (fr)
JP (1) JPS5826826B2 (fr)
BR (1) BR7708208A (fr)
CA (1) CA1078071A (fr)
DE (1) DE2752438C2 (fr)
ES (1) ES464959A1 (fr)
FR (1) FR2373944A1 (fr)
GB (1) GB1538015A (fr)
IT (1) IT1113784B (fr)
SE (1) SE437208B (fr)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE31114E (en) * 1975-11-13 1982-12-28 Tektronix, Inc. Electrical connector
JPS6067043U (ja) * 1983-10-17 1985-05-13 ヤンマー農機株式会社 排藁結束機の株元揃え装置
US4614836A (en) * 1984-03-19 1986-09-30 Axia Incorporated Ground connector for microelectronic circuit case
US5045639A (en) * 1990-08-21 1991-09-03 Tong Hsing Electronic Industries Ltd. Pin grid array package
JP3215424B2 (ja) * 1992-03-24 2001-10-09 ユニシス・コーポレイション 微細自己整合特性を有する集積回路モジュール
US5272600A (en) * 1992-09-02 1993-12-21 Microelectronics And Computer Technology Corporation Electrical interconnect device with interwoven power and ground lines and capacitive vias
US5548486A (en) * 1994-01-21 1996-08-20 International Business Machines Corporation Pinned module
US5878483A (en) * 1995-06-01 1999-03-09 International Business Machines Corporation Hammer for forming bulges in an array of compliant pin blanks
US6565367B2 (en) 2001-01-17 2003-05-20 International Business Machines Corporation Zero insertion force compliant pin contact and assembly
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
KR101128063B1 (ko) 2011-05-03 2012-04-23 테세라, 인코포레이티드 캡슐화 층의 표면에 와이어 본드를 구비하는 패키지 적층형 어셈블리
US8404520B1 (en) 2011-10-17 2013-03-26 Invensas Corporation Package-on-package assembly with wire bond vias
US8946757B2 (en) 2012-02-17 2015-02-03 Invensas Corporation Heat spreading substrate with embedded interconnects
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US9167710B2 (en) 2013-08-07 2015-10-20 Invensas Corporation Embedded packaging with preformed vias
US20150076714A1 (en) 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US9263394B2 (en) 2013-11-22 2016-02-16 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9379074B2 (en) 2013-11-22 2016-06-28 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9583456B2 (en) 2013-11-22 2017-02-28 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9502372B1 (en) 2015-04-30 2016-11-22 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9490222B1 (en) 2015-10-12 2016-11-08 Invensas Corporation Wire bond wires for interference shielding
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1143957A (en) * 1965-07-13 1969-02-26 Int Computers Ltd Improvements in or relating to electrical circuit structures
US3461552A (en) * 1966-01-19 1969-08-19 Digitronics Corp Electrical assemblage
US3626081A (en) * 1969-12-22 1971-12-07 Comcet Inc Sandwich-type voltage and ground plane
US3991347A (en) * 1975-01-31 1976-11-09 Amp Incorporated Plated-through hole soldering to filter body

Also Published As

Publication number Publication date
SE437208B (sv) 1985-02-11
IT1113784B (it) 1986-01-20
GB1538015A (en) 1979-01-10
SE7713932L (sv) 1978-06-14
US4072816A (en) 1978-02-07
FR2373944B1 (fr) 1980-12-19
ES464959A1 (es) 1978-09-01
BR7708208A (pt) 1978-09-05
JPS5826826B2 (ja) 1983-06-06
CA1078071A (fr) 1980-05-20
DE2752438A1 (de) 1978-06-15
JPS5374370A (en) 1978-07-01
DE2752438C2 (de) 1983-09-22

Similar Documents

Publication Publication Date Title
FR2373944A1 (fr) Substrat ceramique comportant un plan de masse et supportant des circuits integres et son procede de fabrication
US3932226A (en) Method of electrically interconnecting semiconductor elements
GB1272788A (en) Improvements in and relating to a semi-conductor wafer for integrated circuits and a method of forming the wafer
GB1159393A (en) Method of Making Contact to Semiconductor Components and Solid-state Circuits
DE69132880D1 (de) Halbleiterchipanordnungen, herstellungsmethoden und komponenten für dieselben
GB1481015A (en) Bonding of a semiconductor device to an electrical conductor on a supporting substrate
ATE54776T1 (de) Halbleiterelement und herstellungsverfahren.
FR2357069A1 (fr) Procede de fabrication de connexions sur les faces inferieures et superieures d'un plan de masse situe sur un substrat de support
FR2371779A1 (fr) Dispositif semi-conducteur a faible capacite parasite et son procede de fabrication
US3567506A (en) Method for providing a planar transistor with heat-dissipating top base and emitter contacts
EP0039160A3 (fr) Méthode pour assembler des bosses conductrices aux circuits électroniques
US3513022A (en) Method of fabricating semiconductor devices
US3691290A (en) Deletable conductor line structure
JPH03104167A (ja) 接着された接触を有する多層トランスデューサおよびその接着方法
GB1223704A (en) Semiconductor device
FR2282720A1 (fr) Assemblage de supports et de dispositifs semi-conducteurs
GB1191093A (en) Improvement of the Electrode Lead-Out Structure of a Semiconductor Device
GB1360213A (en) Method of mounting a semi-conductor chip on a heat sink
GB8515479D0 (en) Providing electrical connections to planar semiconductor devices
GB1248584A (en) Thyristors and other semi-conductor devices
ES363985A1 (es) Una disposicion de circuito integrado.
US4320571A (en) Stencil mask process for high power, high speed controlled rectifiers
EP0304073A3 (fr) Procédé pour la fabrication d'un dispositif à semi-conducteur ayant des électrodes schottky
JPS6437842A (en) Package for pga type semiconductor device
JPS5771171A (en) Semiconductor device

Legal Events

Date Code Title Description
ST Notification of lapse