EP1708166B1 - Chip-on-glass liquid crystal display and data transmission method for the same - Google Patents
Chip-on-glass liquid crystal display and data transmission method for the same Download PDFInfo
- Publication number
- EP1708166B1 EP1708166B1 EP20060002941 EP06002941A EP1708166B1 EP 1708166 B1 EP1708166 B1 EP 1708166B1 EP 20060002941 EP20060002941 EP 20060002941 EP 06002941 A EP06002941 A EP 06002941A EP 1708166 B1 EP1708166 B1 EP 1708166B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transceiver
- control signal
- source driver
- source
- image data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
- 230000005540 biological transmission Effects 0.000 title claims description 24
- 239000011521 glass Substances 0.000 title claims description 19
- 238000000034 method Methods 0.000 title claims description 19
- 239000004973 liquid crystal related substance Substances 0.000 title claims description 16
- 239000000758 substrate Substances 0.000 claims description 10
- 230000001934 delay Effects 0.000 claims description 7
- 238000005516 engineering process Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 20
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000005070 sampling Methods 0.000 description 5
- 239000003999 initiator Substances 0.000 description 4
- 230000010287 polarization Effects 0.000 description 4
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- ZLGYJAIAVPVCNF-UHFFFAOYSA-N 1,2,4-trichloro-5-(3,5-dichlorophenyl)benzene Chemical compound ClC1=CC(Cl)=CC(C=2C(=CC(Cl)=C(Cl)C=2)Cl)=C1 ZLGYJAIAVPVCNF-UHFFFAOYSA-N 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000002194 synthesizing effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3666—Control of matrices with row and column drivers using an active matrix with the matrix divided into sections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0404—Matrix technologies
- G09G2300/0408—Integration of the drivers onto the display substrate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0281—Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/04—Partial updating of the display screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/04—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
- G09G2370/045—Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller using multiple communication channels, e.g. parallel and serial
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G3/2096—Details of the interface to the display terminal specific for a flat panel
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
Definitions
- the LCD includes a timing controller, source drivers and at least one gate driver to drive its liquid crystal panel.
- the timing controller is welded on a control print circuit board
- the source drivers are welded on a X-board
- the gate driver is welded on a Y-board conventionally.
- the control print circuit board connects to the X-board via flexible printed circuit boards (FPCs), while the X-board and the Y board each connects to the liquid crystal panel via other FPCs. Therefore, the conventional LCD requires at least three boards to be connected to the panel and the manufacturing process is thus complex.
- the chip-one-glass (COG) LCD has been developed.
- FIG. 6A is a flowchart of a convergent transmission method for power saving. Take the source drivers 212(1)-212(5) in FIG. 2A for example. First, at step 610, the source drivers 212(1) and 212(5), which have the farthest distances away from the timing controller 225, receive the image data transmitted by the timing controller 225 via the source drivers, and then enter the power-saving mode, which turns off the power for the data transceivers 424 and 426 of the source drivers 212(1) and 212(5), for example.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Description
- The invention relates in general to the liquid crystal display, and more particularly to the chip-on-glass liquid crystal display.
- Liquid crystal displays (LCD) have become more and more popular in the computer monitors or TVs due to the light weight, flatness and low radiation, compared with the CRT monitor. In addition to improve the display quality of LCDs, such as color, contrast and brightness, the manufacturers try to improve the manufacturing process to reduce the cost and manufacturing time.
- The LCD includes a timing controller, source drivers and at least one gate driver to drive its liquid crystal panel. The timing controller is welded on a control print circuit board, the source drivers are welded on a X-board, and the gate driver is welded on a Y-board conventionally. The control print circuit board connects to the X-board via flexible printed circuit boards (FPCs), while the X-board and the Y board each connects to the liquid crystal panel via other FPCs. Therefore, the conventional LCD requires at least three boards to be connected to the panel and the manufacturing process is thus complex. In order to simplify the manufacturing process, the chip-one-glass (COG) LCD has been developed.
-
FIG. 1 is diagram of a conventional COG LCD. TheCOG LCD 100 includes apanel 110, a plurality ofsource drivers 112, at least onegate driver 114, aprinted circuit board 120 and a plurality of flexibleprinted circuit board 130. Thesource drivers 112 and thegate driver 114 are disposed on the glass substrate of thepanel 110 and electrically connects to the printedcircuit board 120 via the flexible printedcircuit boards 130. The timing controller (not shown inFIG. 1 ) is disposed on the printedcircuit board 120, outputs image data and the control signal to thesource drivers 112 and thegate driver 114. InCOG LCD 100, only one board (PCB 120), instead of three, is required to connect to thepanel 110 via theFPCs 130, therefore, the manufacturing process is simplified. - European Application Publication No.
EP 1594112 , entitled "COLUMN DRIVER AND FLAT PANEL DISPLAY HAVING THE SAME", disclosed a flat panel display includes a panel assembly provided with a plurality of gate lines, a plurality of data lines and switching elements connected to the gate lines and the data lines; a signal controller synthesizing digital image data and control signals from an external device and generating synthesized signals and gate control signals; a column driver applying analogue data voltages corresponding to the digital image data to the data lines responsive to the synthesized signals; and a gate driver applying the gate control signals to the gate lines. -
US Patent No. 6,388,651 , entitled "PICTURE CONTROL DEVICE AND FLAT-PANEL DISPLAY DEVICE HAVING THE PICTURE CONTROL DEVICE", disclosed a picture control device is used for driving a flat-panel display having a plurality of horizontal pixel lines each formed of display pixels arranged in one line, and composed of first and second driver groups which are arranged to divide the display pixels into groups and drive the groups of display pixels, respectively, and a drive circuit board for controlling the driver groups to output pixel data assigned to the respective display pixels during a scanning period for each horizontal pixel line and to drive the display pixels according to the pixel data. In particular, the drive circuit board includes a gate-array control section connected to the first and second driver groups by first and second wiring lines electrically separated from each other, for distributing pixel data assigned to the display pixels of each group to a corresponding driving group via a corresponding wiring line. - However, the manufacturing process of COG LCD is still not simplified enough because a plurality of the flexible printed circuit boards are needed, and in the above example in
FIG. 1 , the number of the flexible printed circuit board is 11. Besides, the flexible printed boards need a plurality of contact points with the liquid crystal panel and the possibility of electrical contact failure is thus increased. - It is therefore an object of the invention to provide a COG LCD that reduces the number of the flexible printed circuit boards and a transmission method for the LCD.
- This object is solved by the features of the independent claims. The dependent claims contain advantageous embodiments of the present invention.
- The invention achieves the above-identified objects by providing a new liquid crystal display (LCD) comprising a glass substrate, a plurality of serial-connected source drivers and at least one gate driver, disposed on the glass substrate by chip-on-glass technology, a timing controller for generating image data and a control signal, and at least one flexible printed circuit board. The flexible printed circuit board receives the image data and the control signal for transmitting to the corresponding source driver. Then the corresponding source driver transmits the image data and the control signal to the neighboring source drivers such that all the source drivers respectively get the image data and the control signal. The flexible printed circuit board is disposed such that delays and distortions of the image data and the control signal are acceptable to the source drivers.
- Other objects, features, and advantages of the invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The following description is made with reference to the accompanying drawings.
-
FIG. 1 is diagram of a conventional COG LCD. -
FIG. 2A is a diagram of a chip-on-glass (COG) liquid crystal display (LCD) according to a preferred embodiment of the invention. -
FIG. 2B is a diagram of a COG LCD according to another preferred embodiment of the invention. -
FIG. 3 is a diagram of control signals of the source drivers and the gate drivers of the LCD. -
FIG. 4 is a format diagram of a control packet. -
FIG. 5A is a diagram of the source driver according to the preferred embodiment of the invention. -
FIG. 5B is a block diagram of the wave generator inFIG. 5A . -
FIG. 5C is a block diagram of the ID recognizer inFIG. 5B . -
FIG. 5D is a waveform diagram of control signal POL. -
FIG. 5E is a waveform diagram of the generation of the control signal TP. -
FIG. 6A is a flowchart of a convergent transmission method for power saving. -
FIG. 6B is a flowchart of a divergent transmission method for power saving. -
FIG. 2A is a diagram of a chip-on-glass (COG) liquid crystal display (LCD) according to a preferred embodiment of the invention. TheLCD 200 includes apanel 210, a plurality of source drivers (S/D) 212(1)-212(10), at least onegate driver 214, aprinted circuit board 220 and flexible printed circuit board (FPC) 230 and 232. Thesource drivers 212 andgate driver 214 are disposed on the glass substrate of thepanel 210 by the chip-on-glass technology. Thetiming controller 225 is disposed on the printedcircuit board 220 for outputting image data and control signals both to source drivers 212(3) and 212(8) respectively via the flexible printedcircuit boards gate driver 214, can generate gate control signals G to thegate driver 214. The reason to choose the source driver nearest to thegate driver 212 is to reduce the length of the wire therebetween so as to effectively reduce the distortions and delays of the gate control signals G. It is worthy of noting that other source drives can also be used to generate the gate control signals G, not just limited to the source driver 212(1). In this embodiment, the number of the flexible printed circuit boards are greatly reduced to 2 because the LCD uses the wires disposed on the glass substrate for transmitting the image data and the control signals. - The
source drivers 212 each has a first operation mode and a second operation mode. The source driver 212(3) and the source driver 212(8) are set to the first operation mode to execute the dual-way transmission. That is, the source driver 212(3) and the source driver 212(8) each receives the image data and control signals from thetiming controller 225 and transmits them to the neighboring source drivers at both the right side and the left side thereof. Take the source driver 212(3) for example, the source driver 212(3) can simultaneously transmit the image data and control signals to both the neighboring source driver 212(2) and 212(4), which are located at the two sides of the source driver 212(3). The source drivers 212(1), 212(2), 212(4)-212(7), 212(9) and 212(10) are set to the second operation mode to execute the single-way transmission, and are not directly connected to thetiming controller 225. That is, the source drivers 212(1), 212(2), 212(4)-212(7), 212(9) and 212(10) each can receive the image data and the control signals from the right (or left) source driver and transmit them to the left (or right) source driver. Take the source driver 212(2) for example, it receives the image data and the control signals from the source driver 212(3) at right side thereof and transmits them to the source driver 212(1) at the left side thereof. In the embodiment, theLCD 200 is a big screen monitor having 10 source drivers and two flexible printedcircuit board - In the embodiment, the source drivers are divided into a left group including source drivers 212(1)-212(5) and a right group including source drivers 212(6)-212(10). The flexible printed
circuit boards 230 connects to the center source drivers 212(3) of the left group, and the flexible printedcircuit boards 232 connects to the center source drivers 212(8) of the right group, such that the distortions and delays of signals, caused by the parasitic capacitance and resistance, can be minimized. On the other hand, the source drivers can also be divided into more than three groups and each group directly connects to the timing controller via a flexible printed circuit board, so long as the distortions and delays of the signals are acceptable. -
FIG. 2B is a diagram of a COG LCD 250 according to another preferred embodiment of the invention. Compared with theLCD 200, the LCD 250 further includes agate driver 216 at the right side of thepanel 210. Thegate driver panel 210 from two sides thereof. The other elements of LCD 250 is the same with that of theLCD 200 and are not described here again. -
FIG. 3 is a diagram of control signals of the source drivers and the gate drivers of the LCD. The control signals includes gate control signals G and source control signals S. The gate control signals G includes a gate driver start signal STV for representing the start of a frame, a gate clock signal CPV for enabling a gate line, and a gate driver output enable signal OEV for defining the enabled duration of the gate line. The source control signals S includes a source driver start signal STH for notifying the source driver to start to prepare the data of a horizontal line, a data enable signal DE for starting to receive data, a load signal TP for starting to output driving voltages to the data lines, and a polarization control signal POL for controlling the polarization inversion. - When the source driver start signal STH is asserted, the
source driver 212 start to prepare to receive data, and after a period td1, the data enable signal DE is asserted such that thetiming controller 225 starts to output the image data to thesource drivers 212. Thesource drivers 212 generates the driving voltage with the polarization designated by the polarization control signal POL and then outputs the driving voltages to thepanel 210 according to the load signal Tp. - In the
convention LCD 100, the control signals are outputted by the timing controller directly to eachsource driver 112 and thegate driver 114. Each control signal conventionally needs at least one wire to transmit, and thus a plurality of wires are required. And, the control signals are easily distorted and delayed because the wires between the timing controller and the source drivers and the gate driver have parasitic capacitance and resistance. - In the embodiment, the
timing controller 225 integrates the control signals into a control bitstream C and transmits it by a wire to thesource drivers 212. For example, the control signals can be packed into a plurality of control packets, each representing an event relevant to a control signal. Thetiming controller 225 can designate onesource driver 212 to receive the control packet by a target identification. The target identification is, for example, included in the control packet for each source driver to identify. After receiving the control packet, thesource driver 212 can decode the control packet to generate the control signal. Therefore, the number of the wires required to transmit the control signals is thus greatly reduced in the embodiment. - The
source driver 212 has a built-in identification so as to identify whether the received control packet is for its own by comparing the target identification of the control packet with the built-in identification. - Conventionally the control signals are each transmitted by a wire from the timing controller to the source driver/gate driver. The source drivers and the gate driver each needs a plurality of control signals and thus the number of the wires for transmitting the control signals is great. Therefore number of wires in the conventional flexible printed circuit board is also great, so the cost and quality of the conventional flexible printed circuit board is also increased. Besides, the lengths of the wires between the timing controller and the source drivers/gate driver are so long that the delays and distortions of the signals are easily occurred.
- In the embodiment, the
timing controller 225 transmits the control bitstream C to the source driver only via at least one wire. The control bitstream C includes a plurality of control packets, each representing an event of one corresponding control signal, such as a pull high event or a pull low event. After receiving the control packet, thesource driver 212 generates the corresponding control signal by pulling high or pulling low accordingly. -
FIG. 4 is a format diagram of a control packet. A control packet includes aheader field 310 and a control item, which includes acontrol field 312 and adata field 314. Theheader field 310 records a predetermined pattern for identifying the start of a packet, the predetermined pattern is 0x11111 for example. Thecontrol field 312 records the type of the event, such as the STH event, the TP event, the pull high event, the pull low event and the initialization event. The data field 314 records the parameters of the event. - In the embodiment, each control packet has 16 bits. If receiving the control packet by dual-edge sampling, it takes 8 clock to read one control packet. That is, the control signal generated by a pull high event and a pull low event must remain at high level for at least a duration of 8 clocks. The control signals POL, CPV, STV, OEV can each be generated by a pull high event and a pull low event. The control signals that has the duration less than 8 clocks, such as control signals STH and TP, are generated respectively by the STH event and the TP event. After receiving the STH event/TP event, the source driver pulls high the control signal STH/TP for a pre-determined period td2/tw1 and then pulls low the control signal STH/TP. It is worth noticing that the sampling method for receiving the control packet is not limited to dual-edge sampling, rising-edge sampling or falling-edge sampling can also be used.
- In regard to the control packet having the
control field 312 recording the STH event, thedata field 314 thereof records the target identification. For example, the source drivers 212(1)-212(10) have the built-in identifications of 0x0001-0x1010, respectively. After receiving the control packet with STH event, the source driver compares the target identification of this control packet with the built-in identification, pull high the control signal STH if the comparison is matched, and then pull low the control signal STH after a period td2. - From
FIG. 3 , it can be seen that the control signals TP and CPV are pulled high at the same time, so after receiving the control packet with TP event, control signals TP and CPV are pulled high. The control signal TP is then pulled low after a period tw1, and the control signal CPV is pulled low after receiving the control packet with pull low event of CPV. - Control signals POL, STV and OEV are generated by a pull high event and a pull low event. In regard to the control packet with the
control field 312 recording a pull high event, itsdata field 314 designates which signal is to be pulled high. In regard to the control packet with thecontrol field 312 recording a pull low event, itsdata field 314 designates which signal is to be pulled low. - In regard to the control packet with the
control field 312 recording an initialization event, it is for setting several kinds of initialization, such as the fan out of the source drivers. Other kinds of events can also be represented by the control packets and would not be described herein. - In the embodiment, only at least one wire is required to transmit the control bitstream C, so the number of wires connecting the timing controller and the source drivers are greatly reduced, the layout of the circuit is simplified, and the stability is enhanced. In addition, the control bitstream C can integrate only a part of the control signals and leave other part of the control signals to be transmitted respectively in independent wires. Although not all the control signals are integrated to the control bitstream, the number of wires can also be reduced.
-
FIG. 5A is a diagram of the source driver according to the preferred embodiment of the invention. Thesource driver 212 includes areceiver transceiver bus switch 422, awave generator driving unit 434. Thetransceiver 413 includes acontrol transceiver 414 and adata transceiver 424, and thetransceiver 415 includes acontrol transceiver 416 and adata transceiver 426. - The
bus switch 422 includes two switches SW1 and SW2. When the source driver, 212(3) or 212(8) in this embodiment, operates at the first operation mode, the bus switch turns off the switches SW1 and SW2 such that thecontrol transceiver data transceiver receiver 410 are transmitted to thecontrol transceiver 414 and thedata transceiver 424, respectively, and the control bitstream C2 and the image data D2 received by thereceiver 410 are transmitted to thecontrol transceiver 416 and thedata transceiver 426, respectively. - When the source driver, 212(1)-212(2), 212(4)-212(7), 212(9), or 212(10) in this embodiment, operates in the second operation mode, the
receivers transceivers data transceivers control transceivers - The
wave generator LCD 200 inFIG. 2A , one of thesource drivers 212, such as 212(1) that is nearest to thegate driver 214, generates the gate control signals G, while theother source drivers 212 do not. In addition, in the LCD 250 inFIG. 2B , two source drivers, such as 212(1) and 212(10) that are respectively nearest to thegate drivers gate drivers - When receiving the signal STH, the driving
unit 434 starts to latch image data D for converting to analog driving voltages in response to the signal POL, and then transmits the analog driving signals to thepanel 210 after receiving the load signal TP. - In the first-operation-mode source driver, such as 212(3), the
wave generators wave generators -
FIG. 5B is a block diagram of the wave generator inFIG. 5A . Each of thewave generators parser 451, anID recognizer 453, asignal generator 460 and aninitiator 470. Theparser 451 receives the control bitstream C to parse the control item, including thecontrol field 312 and adata field 314, of a control packet, and sends the parsed control item to theID recognizer 453, thesignal generator 460 or theinitiator 470 correspondingly: the control item with the identity event, which is the STH event in this embodiment, is sent to theID recognizer 453; the control item with the pull high event or the pull low event is set to thesignal generator 460; the control item with the initialization event is sent to theinitiator 470. -
FIG. 5C is a block diagram of the ID recognizer inFIG. 5B . Therecognizer 453 includes acomparator 456. Each source driver has a unique chip identity IDp. The chip identity IDp is set externally, for example by, respectively, pulling high or pulling low the pins of the source driver on the glass substrate. Thecomparator 456 triggers the signal STH when the comparison of the chip identity IDp with a target identity IDt extracted from the control packet is matched. The duration time td2 of the signal STH can be pre-determined in thecomparator 456. - The
signal generator 460 pulls high the corresponding signal after receiving the control item with the pull high event. The level of the pull-high signal is maintained until thesignal generator 460 receives the corresponding control item with the pull low event. Take generation of the control signal POL for example.FIG. 5D is a waveform diagram of control signal POL. When receiving the control item with the pull high event H, thesignal generator 460 pulls high the signal PH; when receiving the control with the corresponding pull low event L, thesignal generator 460 pulls low the signal PL. Then, the coupling of the signal PH and the signal PL is the signal POL. The other control signals, such as CPV, STV, OEV, are also generated by the above-mentioned procedure. - But, the control signal is not suitable to be generated by the pull high event and the pull low event if the duration time of the high level of the control signal is less than 8 clocks, such as the control signal TP, since that it takes 8 clocks for the wave generator to read a control packet.
FIG. 5E is a waveform diagram of the generation of the control signal TP. When receiving the control item with the pull high event H of the control signal TP, thesignal generator 460 pulls high the signal TH, then counts for a pre-determined period tw1, and then pulls low the signal TL. The coupling of the signal TH and the signal TL is the control signal TP. - In addition to generate by the pull high event and the pull low event as described in the last paragraph, the gate control signals G can also be generated according to the source control signals, such as STH or TP. Please refer to
FIG. 3 . First, take the generation of the signal CPV according to the control signal STH for example: when the control signal STH of the source driver 212(1) is asserted, the counter thereof is activated, and the signal CPV is pulled high after a period td6 passed, and, after a period tw4 passed, the signal CPV is pulled low. Second, take the generation of the signal STV according to the control signal STH for example: when the control signal STH of the source driver 212(1) is asserted, the signal STV is pulled high after a period td7 and then pulled low after a period tw5. Third, take the generation of the signal OEV according to the control signal STH for example: when the control signal STH of the source driver 212(1) is asserted, the signal OEV is pulled high after a period td8 passed and pulled low after a period tw6 passed. - After receiving the control item with the initialization event, the
initiator 470 outputs a DC value to set the corresponding parameter. - The source driver of the embodiment can reduce the control signal decay because the source control signals is generated by the source driver itself, not by the timing controller conventionally.
- In addition, the embodiment can save the number of wires from the timing controller to the gate driver because the source driver can generate the gate control signals and directly send to the gate driver via the wires on the glass substrate. The quality of the gate control signals are thus improved because the lengths of the transmission wires are reduced.
-
FIG. 6A is a flowchart of a convergent transmission method for power saving. Take the source drivers 212(1)-212(5) inFIG. 2A for example. First, atstep 610, the source drivers 212(1) and 212(5), which have the farthest distances away from thetiming controller 225, receive the image data transmitted by thetiming controller 225 via the source drivers, and then enter the power-saving mode, which turns off the power for thedata transceivers step 612, the source drivers 212(2) and 212(4), which are the active ones having the farthest distances away from thetiming controller 225, receive the image data and then enter the power-saving mode, which turns of the power for thedata transceivers step 614, the source driver 212(3) receives the image data from thetiming controller 225 and then enters the power-saving mode. It is noted that, in the power-saving mode, the power for thecontrol transceiver step 616, each of the source drivers 212(1)-212(5) receives the load signal TP and then is waked up to start to drive thepanel 210. The transmission method can also apply to the source drivers 212(6)-212(10) and would not be repeated here. -
FIG. 6B is a flowchart of a divergent transmission method for power saving. Take the source drivers 212(1)-212(5) inFIG. 2A for example. First, the source drivers 212(1)-212(5) enter the power-saving mode. Next, atstep 622, the source driver 212(3), which is nearest to thetiming controller 225, is waked up to receive the image data transmitted by thetiming controller 225. Next, atstep 624, the source drivers 212(2) and 212(4) are waked up to receive the image data. Next, atstep 626, the source drivers 212(1) and 212(5) are waked up to receive the image data. The transmission method can also apply to the source drivers 212(6)-212(10) and would not be repeated again. - In the power-saving mode, at least the power for data transceivers and the driving unit can be turned off. The data transceivers transmit the image data, which has large voltage swings and high frequency that make the power consumption great. Thus the power-saving convergent/divergent transmission methods can reduce unnecessary data transmission for saving power. The power for the control transceivers of the source driver should not be turned off such that the source driver can still receive the control bitstream and operate responsively.
- The convergent transmission method and the divergent transmission method can be applied at the same time. For example, the source drivers 212(1)-212(3) can use the convergent transmission method, while the source drivers 212(4)-212(5) use the divergent transmission method, or vice versa. The other modifications can be implemented by the ordinary skill in the art according to the invention and would not be listed here.
- While the invention has been described by way of example and in terms of a preferred embodiment, it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Claims (8)
- A source driver (212) for driving a liquid crystal display (200), the liquid crystal display (200) having a timing controller (225) for outputting image data and a control signal, the source driver (212) comprising:a first receiver (410) and a second receiver (412), each of the first receiver (410) and the second receiver (412) receiving both the image data and the control signal from the timing controller;a first transceiver (413) and a second transceiver (415) electrically connected to neighboring source drivers (212) at the two sides of the source driver (212);a driving unit (434) for converting the image data into driving voltages to drive the liquid crystal display (200); anda bus switch (422) selectively connecting the first transceiver (413) and the second transceiver (415),whereby the first transceiver (413) and the second transceiver (415) are disconnected when the source driver (212) is in a dual-way transmission mode such that the first transceiver (413) receives the image data and the control signal from the first receiver (410) and that the second transceiver (415) receivers the image data and the control signal from the second receiver (412), andwhereby the first transceiver (413) and the second transceiver (415) are connected when the source driver (212) is in a single-way transmission mode such that the image data and the control signal received by the first transceiver (413) are transmitted to the second transceiver (415).
- The source driver (212) according to claim 1 further comprising:a first wave generator (420) and a second wave generator (421) for generating a source control signal and a gate control signal according to the control signal.
- The source driver (212) according to claim 2, wherein the first wave generator (420) is disabled when the source driver is in the single-way transmission mode, and the second wave generator generates (421) the source control signal and the gate control signal.
- The source driver (212) according to claim 2, wherein the first receiver (410) and the second receiver (412) receive the control signal simultaneously when the source driver (212) is in the single-way transmission mode.
- The source driver (212) according to claim 1, wherein the first transceiver (413) comprises a first control transceiver (414) and a first data transceiver (424), and the second transceiver (415) comprises a second control transceiver (416) and a second data transceiver (426).
- An arrangement of a plurality of serial-connected source drivers (212) according to claim 1, wherein the liquid crystal display (200) further comprises:a glass substrate;said plurality of the serial-connected source drivers (212) and at least one gate driver (214) disposed on the glass substrate by chip-on-glass technology; andat least one flexible printed circuit board (230, 232) receiving from the timing controller the image data and the control signal for transmitting to a corresponding source driver(212(3), 212(8)), the corresponding source driver(212(3), 212(8)) then transmitting the image data and the control signal to the neighboring source drivers (212(2), 212(4), 212(7), 212(9)) such that all the source drivers (212) receive their respective image data and their respective control signal;wherein the source driver to which the flexible printed circuit board is connected is disposed for reducing delays and distortions of the image data and the control signal transmitted to the remaining serial connected source drivers.
- The arrangement according to claim 6, wherein a source driver (212(1)) which is nearest to the at least one gate driver (214), generates and outputs a gate control signal to the at least one gate driver.
- A transmission method for a liquid crystal display (200), the liquid crystal display (200) having a plurality of serial-connected source drivers (212) as in claim 1 and at least one gate driver (214) disposed by chip-on-glass technology, the method comprising:selecting at least one source driver (212(3), 212(8));inputting image data and a control signal to the selected source driver (212(3), 212(8)) via the first and second receivers (410, 412) thereof; andtransmitting the image data and the control signal via a first transceiver (413) and a second transceiver (415) of the selected source driver (212(3), 212(8)) to the neighboring source drivers (212(2), 212(4), 212(7), 212(9))at two sides of the selected source driver (212(3), 212(8)).
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2005100628257A CN100416349C (en) | 2005-03-31 | 2005-03-31 | Liquid crystal display employing chip-on-glass to package and its data transmission method |
Publications (3)
Publication Number | Publication Date |
---|---|
EP1708166A2 EP1708166A2 (en) | 2006-10-04 |
EP1708166A3 EP1708166A3 (en) | 2009-04-08 |
EP1708166B1 true EP1708166B1 (en) | 2012-06-20 |
Family
ID=36648309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP20060002941 Ceased EP1708166B1 (en) | 2005-03-31 | 2006-02-14 | Chip-on-glass liquid crystal display and data transmission method for the same |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP1708166B1 (en) |
CN (1) | CN100416349C (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100884998B1 (en) * | 2007-08-29 | 2009-02-20 | 엘지디스플레이 주식회사 | Apparatus and method for driving data of liquid crystal display device |
CN101540146B (en) * | 2008-03-20 | 2011-04-06 | 奇信电子股份有限公司 | Liquid crystal display driving device with interface conversion function |
KR101341907B1 (en) * | 2009-09-29 | 2013-12-13 | 엘지디스플레이 주식회사 | Driving circuit for display device and method for driving the same |
CN101723579B (en) * | 2009-12-18 | 2011-08-31 | 北京机械工业自动化研究所 | Charkha transmission control method and transmission device for realizing same |
KR101886305B1 (en) * | 2012-11-16 | 2018-08-07 | 엘지디스플레이 주식회사 | Display Device Including LOG Line |
CN103943033B (en) | 2014-04-02 | 2017-02-15 | 京东方科技集团股份有限公司 | Transparent display device |
CN105185325A (en) | 2015-08-12 | 2015-12-23 | 深圳市华星光电技术有限公司 | Liquid crystal display driving system and driving method |
TWI666625B (en) * | 2018-08-02 | 2019-07-21 | 友達光電股份有限公司 | Display panel and display panel driving method |
CN113936603B (en) * | 2021-10-28 | 2023-04-11 | 京东方科技集团股份有限公司 | Display device, data transmission method, apparatus, and storage medium |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU6034394A (en) * | 1993-02-11 | 1994-08-29 | Louis A. Phares | Controlled lighting system |
US6388651B1 (en) * | 1995-10-18 | 2002-05-14 | Kabushiki Kaisha Toshiba | Picture control device and flat-panel display device having the picture control device |
JP3671237B2 (en) * | 1997-12-26 | 2005-07-13 | カシオ計算機株式会社 | Display device |
US5990802A (en) * | 1998-05-18 | 1999-11-23 | Smartlite Communications, Inc. | Modular LED messaging sign panel and display system |
JP3691318B2 (en) * | 1999-09-30 | 2005-09-07 | シャープ株式会社 | Semiconductor device for driving display drive device, display drive device, and liquid crystal module using the same |
JP3508837B2 (en) * | 1999-12-10 | 2004-03-22 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Liquid crystal display device, liquid crystal controller, and video signal transmission method |
KR100706742B1 (en) * | 2000-07-18 | 2007-04-11 | 삼성전자주식회사 | Flat panel display apparatus |
JP3618086B2 (en) * | 2000-07-24 | 2005-02-09 | シャープ株式会社 | Multiple column electrode drive circuit and display device |
US6985128B1 (en) * | 2000-07-31 | 2006-01-10 | Sony Corporation | Liquid crystal display panel and production method of the same, and liquid crystal display apparatus |
JP4562963B2 (en) * | 2001-08-16 | 2010-10-13 | 株式会社日立製作所 | Liquid crystal display |
US7508479B2 (en) * | 2001-11-15 | 2009-03-24 | Samsung Electronics Co., Ltd. | Liquid crystal display |
WO2003060862A1 (en) * | 2002-01-18 | 2003-07-24 | Koninklijke Philips Electronics N.V. | Display device with picture decoding |
KR20040009102A (en) * | 2002-07-22 | 2004-01-31 | 삼성전자주식회사 | Active matrix display device |
JP4390451B2 (en) * | 2002-12-26 | 2009-12-24 | Necエレクトロニクス株式会社 | Display device and data side drive circuit |
KR101090248B1 (en) * | 2004-05-06 | 2011-12-06 | 삼성전자주식회사 | Column Driver and flat panel device having the same |
-
2005
- 2005-03-31 CN CNB2005100628257A patent/CN100416349C/en not_active Expired - Fee Related
-
2006
- 2006-02-14 EP EP20060002941 patent/EP1708166B1/en not_active Ceased
Also Published As
Publication number | Publication date |
---|---|
CN100416349C (en) | 2008-09-03 |
CN1841482A (en) | 2006-10-04 |
EP1708166A3 (en) | 2009-04-08 |
EP1708166A2 (en) | 2006-10-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8040312B2 (en) | Chip-on-glass liquid crystal display and data transmission method for the same | |
US7916113B2 (en) | Method and apparatus for generating gate control signal of liquid crystal display | |
US7830353B2 (en) | Method for transmitting control signal of chip-on-glass liquid crystal display | |
EP1708166B1 (en) | Chip-on-glass liquid crystal display and data transmission method for the same | |
US7359290B2 (en) | Power saving method of a chip-on-glass liquid crystal display | |
KR100381862B1 (en) | Liquid crystal display device | |
EP1772848B1 (en) | Liquid crystal display device and method of driving such a display device | |
US20050195141A1 (en) | Liquid crystal display device and method for driving the same | |
US20120306941A1 (en) | Method and Device for Controlling Signal-Processing of the Backlight Module of the Display Device | |
EP1708167B1 (en) | Method and apparatus for generating gate control signal of liquid crystal display | |
US8125435B2 (en) | Identifier of source driver of chip-on-glass liquid crystal display and identifying method thereof | |
CN101334978A (en) | Display device, driving method of the same and electronic equipment incorporating the same | |
EP1708168B1 (en) | Power saving method of a chip-on-glass liquid crystal display | |
EP1708154A2 (en) | Identifier of source driver of chip-on-glass liquid crystal display and identifying method thereof | |
TW200516536A (en) | Driving circuit for liquid crystal display and liquid crystal display using the driving circuit | |
JP4640951B2 (en) | Liquid crystal display device | |
US20080192041A1 (en) | Liquid crystal display for multi-scanning and driving method thereof | |
JP2883291B2 (en) | Liquid crystal display | |
TW201314646A (en) | Gate driver device and display therewith | |
KR100933444B1 (en) | Liquid crystal display device and driving method thereof | |
CN113496684A (en) | Liquid crystal panel driving method and display device | |
KR20040056753A (en) | Method for driving liquid crystal display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK YU |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK YU |
|
17P | Request for examination filed |
Effective date: 20091006 |
|
AKX | Designation fees paid |
Designated state(s): DE FR GB NL |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB NL |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: CHEN, CHIEN-RU Inventor name: CHEN, JUNG-ZONE Inventor name: CHEN, YING-LIEH |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB NL |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: T3 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602006030264 Country of ref document: DE Effective date: 20120823 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20130321 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602006030264 Country of ref document: DE Effective date: 20130321 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 11 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 12 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20180223 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20180201 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20180201 Year of fee payment: 13 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20190129 Year of fee payment: 14 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MM Effective date: 20190301 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20190214 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190214 Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190301 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190228 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602006030264 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200901 |