Nothing Special   »   [go: up one dir, main page]

DE60021129D1 - Method and device for testing an electronic device - Google Patents

Method and device for testing an electronic device

Info

Publication number
DE60021129D1
DE60021129D1 DE60021129T DE60021129T DE60021129D1 DE 60021129 D1 DE60021129 D1 DE 60021129D1 DE 60021129 T DE60021129 T DE 60021129T DE 60021129 T DE60021129 T DE 60021129T DE 60021129 D1 DE60021129 D1 DE 60021129D1
Authority
DE
Germany
Prior art keywords
semiconductor device
bus line
output signal
logical output
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60021129T
Other languages
German (de)
Other versions
DE60021129T2 (en
Inventor
Yoshiharu Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP11024890A external-priority patent/JP2000221226A/en
Priority claimed from JP03791099A external-priority patent/JP3950247B2/en
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE60021129D1 publication Critical patent/DE60021129D1/en
Publication of DE60021129T2 publication Critical patent/DE60021129T2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09B—EDUCATIONAL OR DEMONSTRATION APPLIANCES; APPLIANCES FOR TEACHING, OR COMMUNICATING WITH, THE BLIND, DEAF OR MUTE; MODELS; PLANETARIA; GLOBES; MAPS; DIAGRAMS
    • G09B19/00—Teaching not covered by other main groups of this subclass
    • G09B19/12—Clock-reading
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
    • A—HUMAN NECESSITIES
    • A63—SPORTS; GAMES; AMUSEMENTS
    • A63H—TOYS, e.g. TOPS, DOLLS, HOOPS OR BUILDING BLOCKS
    • A63H33/00—Other toys
    • A63H33/30—Imitations of miscellaneous apparatus not otherwise provided for, e.g. telephones, weighing-machines, cash-registers
    • A63H33/3066—Watches or clocks
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/36—Data generation devices, e.g. data inverters

Landscapes

  • Business, Economics & Management (AREA)
  • Engineering & Computer Science (AREA)
  • Entrepreneurship & Innovation (AREA)
  • Physics & Mathematics (AREA)
  • Educational Administration (AREA)
  • Educational Technology (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

A method of testing an electronic device including first and second semiconductor devices (10, 30) connected to each other with a plurality of bus lines. First, the first semiconductor device (10) supplies a selected one of the bus lines with a first logical output signal. Then, the second semiconductor device (30) acquires a first bus line signal from the selected bus line. The second semiconductor device inverts the first bus line signal to generate a second logical output signal. The second semiconductor device transmits the second logical output signal to the first semiconductor device. The first semiconductor device receives a second bus line signal from the selected bus line. The first semiconductor device compares the first logical output signal and the second bus line signal to detect a connection between the first semiconductor device and the second semiconductor device. <IMAGE>
DE60021129T 1999-02-02 2000-01-31 Method and device for testing an electronic device Expired - Fee Related DE60021129T2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP11024890A JP2000221226A (en) 1999-02-02 1999-02-02 Electronic equipment, method for testing the same, and semiconductor device
JP2489099 1999-02-02
JP3791099 1999-02-16
JP03791099A JP3950247B2 (en) 1999-02-16 1999-02-16 Semiconductor integrated circuit

Publications (2)

Publication Number Publication Date
DE60021129D1 true DE60021129D1 (en) 2005-08-11
DE60021129T2 DE60021129T2 (en) 2006-05-18

Family

ID=26362467

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60021129T Expired - Fee Related DE60021129T2 (en) 1999-02-02 2000-01-31 Method and device for testing an electronic device

Country Status (5)

Country Link
US (2) US7028235B1 (en)
EP (2) EP1515345A1 (en)
KR (1) KR100555170B1 (en)
DE (1) DE60021129T2 (en)
TW (1) TW527491B (en)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060159440A1 (en) * 2004-11-29 2006-07-20 Interdigital Technology Corporation Method and apparatus for disrupting an autofocusing mechanism
US7574220B2 (en) 2004-12-06 2009-08-11 Interdigital Technology Corporation Method and apparatus for alerting a target that it is subject to sensing and restricting access to sensed content associated with the target
TW200730836A (en) 2004-12-06 2007-08-16 Interdigital Tech Corp Method and apparatus for detecting portable electronic device functionality
US20070046308A1 (en) * 2005-08-26 2007-03-01 Ronald Baker Test modes for a semiconductor integrated circuit device
CN101401375B (en) * 2006-03-16 2012-05-09 松下电器产业株式会社 Terminal
KR100907930B1 (en) * 2007-07-03 2009-07-16 주식회사 하이닉스반도체 Semiconductor memory device can reduce test time
US20090113245A1 (en) * 2007-10-30 2009-04-30 Teradyne, Inc. Protocol aware digital channel apparatus
US20090112548A1 (en) * 2007-10-30 2009-04-30 Conner George W A method for testing in a reconfigurable tester
KR101026244B1 (en) * 2008-03-31 2011-03-31 르네사스 일렉트로닉스 가부시키가이샤 Semiconductor device capable of switching operation modes and operation mode setting method therefor
JP5241288B2 (en) 2008-03-31 2013-07-17 ルネサスエレクトロニクス株式会社 Semiconductor device and operation mode setting method thereof
JP5599560B2 (en) * 2008-11-27 2014-10-01 富士通セミコンダクター株式会社 Semiconductor memory
US8242589B2 (en) 2009-02-27 2012-08-14 Hitachi, Ltd. Semiconductor device
JP2010203898A (en) * 2009-03-03 2010-09-16 Renesas Electronics Corp Semiconductor device test circuit, semiconductor device, and method for manufacturing the same
JP5635924B2 (en) 2011-02-22 2014-12-03 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． Semiconductor device and test method thereof
JP6018380B2 (en) * 2011-12-27 2016-11-02 川崎重工業株式会社 Grid controller for smart grid system, smart grid system including the same, and control method thereof
KR102077072B1 (en) * 2013-07-05 2020-02-14 에스케이하이닉스 주식회사 Parallel test device and method
JP2018017605A (en) * 2016-07-28 2018-02-01 ルネサスエレクトロニクス株式会社 Semiconductor device and semiconductor system having the same
JP2021143982A (en) 2020-03-13 2021-09-24 株式会社東芝 Method, inspection method of magnetic disk device, and electronic component

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1047437B (en) * 1975-10-08 1980-09-10 Cselt Centro Studi Lab Telecom PROCEDURE AND DEVICE FOR IN-LINE CONTROL OF SEQUENTIAL LOGICAL MEMORIES OPERATING TIME DIVISION
US4255789A (en) * 1978-02-27 1981-03-10 The Bendix Corporation Microprocessor-based electronic engine control system
US4672583A (en) * 1983-06-15 1987-06-09 Nec Corporation Dynamic random access memory device provided with test circuit for internal refresh circuit
JP2508629B2 (en) * 1985-02-28 1996-06-19 日本電気株式会社 Semiconductor memory
US4691161A (en) * 1985-06-13 1987-09-01 Raytheon Company Configurable logic gate array
ATE84165T1 (en) * 1985-10-15 1993-01-15 Sony Corp LOGICAL CIRCUIT WITH LINKED MULTIPORT FLIP FLOPS.
US4698588A (en) * 1985-10-23 1987-10-06 Texas Instruments Incorporated Transparent shift register latch for isolating peripheral ports during scan testing of a logic circuit
US4847838A (en) * 1987-06-22 1989-07-11 Ag Communication Systems Corporation Circuit for testing the bus structure of a printed wiring card
JP2573651B2 (en) 1988-04-12 1997-01-22 コニカ株式会社 Signal processing device
JPH0691513B2 (en) * 1989-01-27 1994-11-14 富士通株式会社 Data transmission error detection method
JP2915945B2 (en) 1990-01-12 1999-07-05 株式会社アドバンテスト Memory test equipment
JPH0474977A (en) 1990-07-16 1992-03-10 Nec Corp Semiconductor integrated circuit
US5299203A (en) * 1990-08-17 1994-03-29 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with a flag for indicating test mode
US5369645A (en) * 1991-07-02 1994-11-29 Hewlett-Packard Company Testing integrated circuit pad input and output structures
JPH0543400A (en) 1991-08-02 1993-02-23 Hitachi Cable Ltd Production of gaas single crystal
KR940004408B1 (en) * 1991-08-23 1994-05-25 삼성전자 주식회사 Automatic stress mode test device of semiconductor memory device
JPH0553857A (en) * 1991-08-28 1993-03-05 Koufu Nippon Denki Kk Circuit for testing connection between lsi
JPH0599980A (en) 1991-10-04 1993-04-23 Fujitsu Ltd Pin-scan-in lsi logic circuit and testing method of substrate mounting circuit
JPH05211479A (en) * 1992-01-30 1993-08-20 Fujitsu Ltd Optical loopback method for same wavelength duplex transmitting device
JP2753915B2 (en) * 1992-03-25 1998-05-20 三菱電機株式会社 Communication control device
JPH05275621A (en) 1992-03-30 1993-10-22 Nec Ic Microcomput Syst Ltd Semiconductor integrated circuit
US5331571A (en) * 1992-07-22 1994-07-19 Nec Electronics, Inc. Testing and emulation of integrated circuits
US5495486A (en) * 1992-08-11 1996-02-27 Crosscheck Technology, Inc. Method and apparatus for testing integrated circuits
US5644251A (en) * 1993-04-22 1997-07-01 Lsi Logic Corporation Switchable pull-ups and pull-downs for IDDQ testing of integrated circuits
JPH0727826A (en) 1993-07-14 1995-01-31 Fujitsu Ltd Method and device for testing scan circuit
JPH07159493A (en) 1993-12-09 1995-06-23 Kawasaki Steel Corp Inspection method for semiconductor device
JPH07229951A (en) 1994-02-15 1995-08-29 Fuji Xerox Co Ltd Integrated circuit
JPH08233905A (en) * 1995-02-27 1996-09-13 Nec Eng Ltd Signal line testing circuit
EP0744755A1 (en) * 1995-05-25 1996-11-27 International Business Machines Corporation Test method and device for embedded memories on semiconductor substrates
JP3629308B2 (en) * 1995-08-29 2005-03-16 株式会社ルネサステクノロジ Semiconductor device and test method thereof
JPH09127203A (en) * 1995-11-06 1997-05-16 Oki Electric Ind Co Ltd Logical integrated circuit and failure test method therefor
JPH09198274A (en) 1996-01-22 1997-07-31 Nikon Corp Method for testing device having processor and ram
US5696773A (en) * 1996-04-25 1997-12-09 Credence Systems Corporation Apparatus for performing logic and leakage current tests on a digital logic circuit
JP3553736B2 (en) 1996-07-09 2004-08-11 松下電器産業株式会社 Memory circuit having wiring path suitable for mounting test, test method therefor, and wiring apparatus
JPH1090360A (en) 1996-09-17 1998-04-10 Toshiba Corp Short/open inspection apparatus for terminals at lsi
JPH10197608A (en) * 1997-01-16 1998-07-31 Matsushita Electron Corp Semiconductor circuit

Also Published As

Publication number Publication date
EP1026696A2 (en) 2000-08-09
DE60021129T2 (en) 2006-05-18
EP1515345A1 (en) 2005-03-16
TW527491B (en) 2003-04-11
KR100555170B1 (en) 2006-03-03
EP1026696A3 (en) 2001-04-04
US7028235B1 (en) 2006-04-11
US20050270859A1 (en) 2005-12-08
KR20000071321A (en) 2000-11-25
EP1026696B1 (en) 2005-07-06
US7251766B2 (en) 2007-07-31

Similar Documents

Publication Publication Date Title
DE60021129D1 (en) Method and device for testing an electronic device
ATE450798T1 (en) METHOD AND SYSTEM FOR DETECTING THE PHASE WIRING OF AN UNKNOWN PHASE VOLTAGE RELATIVE TO A REFERENCE PHASE VOLTAGE
DE69734379D1 (en) Device for testing integrated circuits
DE60139040D1 (en) Apparatus and method for generating interrupt signals
ATE452369T1 (en) METHOD AND APPARATUS FOR AUTOMATIC TRANSFER OF I/O BLOCKS BETWEEN A HOST SYSTEM AND A HOST ADAPTER
DE60024554D1 (en) System and device for transmission with an integrated circuit
DE60025114D1 (en) System and device for transmission with an integrated circuit
DE69315576D1 (en) METHOD AND TEST SYSTEM FOR DEVELOPING AN INTEGRATED CIRCUIT.
DE69708255D1 (en) Diagnostic system and method for an integrated circuit
DE69421546D1 (en) METHOD AND DEVICE FOR CALIBRATING AN AMPLIFICATION CIRCUIT
DE69814491D1 (en) Device and method for fault detection in an integrated circuit with a parallel-serial connection point
DE69841981D1 (en) Method and device for generating and checking the data test field
GB2382663A (en) System and method for testing integrated circuit devices
DE69925982D1 (en) Device and method for protecting a voltage pluggable circuit
DE69113537D1 (en) Method and device for testing printed circuit boards.
ATE268463T1 (en) METHOD AND DEVICE FOR SWITCHING BETWEEN DIFFERENT TYPES OF OUTPUT SIGNAL OF A POSITION MEASURING DEVICE
ATE506645T1 (en) METHOD AND APPARATUS FOR PROVIDING A USER PRIORITY MODE
DE69830967D1 (en) Method and system for testing an integrated circuit
ATE278196T1 (en) APPARATUS AND METHOD FOR TESTING A WIRING
DE60020081D1 (en) ELECTRONIC STABILIZER DEVICE AND METHOD FOR THE SECOND GENERATION FORWARD INFRARED IMAGING SYSTEM
DE3779254D1 (en) CIRCUIT ARRANGEMENT, THEIR USE AND TEST METHOD FOR A MESSAGE NETWORK.
DE50000925D1 (en) DEVICE AND METHOD FOR THE BUILT-IN SELF-TESTING OF AN ELECTRONIC CIRCUIT
DE69633713D1 (en) Method and device for testing integrated circuits
DE60025631D1 (en) DEVICE AND METHOD FOR AVOIDING BUS CONFLICTS
ATE339813T1 (en) METHOD AND DEVICE FOR MONITORING AN OPTICAL TRANSMISSION ROUTE

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee