Nothing Special   »   [go: up one dir, main page]

DE60020742D1 - Frequenzteilung/vervielfachung mit minimierung des jitters - Google Patents

Frequenzteilung/vervielfachung mit minimierung des jitters

Info

Publication number
DE60020742D1
DE60020742D1 DE60020742T DE60020742T DE60020742D1 DE 60020742 D1 DE60020742 D1 DE 60020742D1 DE 60020742 T DE60020742 T DE 60020742T DE 60020742 T DE60020742 T DE 60020742T DE 60020742 D1 DE60020742 D1 DE 60020742D1
Authority
DE
Germany
Prior art keywords
mux
pll
multiplication
jitter
minimization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60020742T
Other languages
English (en)
Other versions
DE60020742T2 (de
DE60020742T3 (de
Inventor
Siavash Fallahi
Myles Wakayama
Pieter Vorenkamp
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Broadcom Corp
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=22620640&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=DE60020742(D1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Broadcom Corp filed Critical Broadcom Corp
Publication of DE60020742D1 publication Critical patent/DE60020742D1/de
Publication of DE60020742T2 publication Critical patent/DE60020742T2/de
Application granted granted Critical
Publication of DE60020742T3 publication Critical patent/DE60020742T3/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K23/00Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H03K23/68Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a base which is a non-integer
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • H03L7/0996Selecting a signal among the plurality of phase-shifted signals produced by the ring oscillator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
  • Dc Digital Transmission (AREA)
DE60020742T 1999-12-14 2000-12-14 Frequenzteilung/vervielfachung mit minimierung des jitters Expired - Lifetime DE60020742T3 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17062199P 1999-12-14 1999-12-14
US170621P 1999-12-14
PCT/US2000/033908 WO2001045263A1 (en) 1999-12-14 2000-12-14 Frequency division/multiplication with jitter minimization

Publications (3)

Publication Number Publication Date
DE60020742D1 true DE60020742D1 (de) 2005-07-14
DE60020742T2 DE60020742T2 (de) 2006-03-16
DE60020742T3 DE60020742T3 (de) 2009-09-17

Family

ID=22620640

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60020742T Expired - Lifetime DE60020742T3 (de) 1999-12-14 2000-12-14 Frequenzteilung/vervielfachung mit minimierung des jitters

Country Status (6)

Country Link
US (4) US6441655B1 (de)
EP (1) EP1254517B2 (de)
AT (1) ATE297607T1 (de)
AU (1) AU2100301A (de)
DE (1) DE60020742T3 (de)
WO (1) WO2001045263A1 (de)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6515526B2 (en) * 1999-04-26 2003-02-04 Ando Electric Co., Ltd. Phase fluctuation generation
US6748408B1 (en) * 1999-10-21 2004-06-08 International Buisness Machines Corporation Programmable non-integer fractional divider
AU2100301A (en) * 1999-12-14 2001-06-25 Broadcom Corporation Frequency division/multiplication with jitter minimization
US6807552B2 (en) * 2000-12-20 2004-10-19 International Business Machines Corporation Programmable non-integer fractional divider
US6992792B2 (en) * 2001-06-29 2006-01-31 Electronics For Imaging, Inc. Digital pulse width modulator for use in electrostatic printing mechanisms
US7035367B2 (en) 2001-09-26 2006-04-25 Nokia Corporation Fractional multi-modulus prescaler
US6542013B1 (en) * 2002-01-02 2003-04-01 Intel Corporation Fractional divisors for multiple-phase PLL systems
FR2841405B1 (fr) * 2002-06-19 2004-08-06 Commissariat Energie Atomique Boucle a verrouillage de retard
US20040125869A1 (en) * 2002-12-31 2004-07-01 May Michael R. Method and apparatus for non-intrusive transceiver property adjustment
US7003274B1 (en) * 2003-03-05 2006-02-21 Cisco Systems Wireless Networking (Australia) Pty Limited Frequency synthesizer and synthesis method for generating a multiband local oscillator signal
US7295077B2 (en) * 2003-05-02 2007-11-13 Silicon Laboratories Inc. Multi-frequency clock synthesizer
US7288998B2 (en) * 2003-05-02 2007-10-30 Silicon Laboratories Inc. Voltage controlled clock synthesizer
US7064617B2 (en) * 2003-05-02 2006-06-20 Silicon Laboratories Inc. Method and apparatus for temperature compensation
US7436227B2 (en) * 2003-05-02 2008-10-14 Silicon Laboratories Inc. Dual loop architecture useful for a programmable clock source and clock multiplier applications
US7187241B2 (en) * 2003-05-02 2007-03-06 Silicon Laboratories Inc. Calibration of oscillator devices
US6956793B2 (en) * 2003-11-20 2005-10-18 International Business Machines Corporation Phase clock selector for generating a non-integer frequency division
CA2453292A1 (en) * 2004-01-07 2005-07-07 John W. Bogdan Noise filtering edge detectors
US7113009B2 (en) * 2004-03-24 2006-09-26 Silicon Laboratories Inc. Programmable frequency divider
US7405601B2 (en) * 2004-05-03 2008-07-29 Silicon Laboratories Inc. High-speed divider with pulse-width control
US7187216B2 (en) * 2004-05-03 2007-03-06 Silicon Laboratories Inc. Phase selectable divider circuit
US7042260B2 (en) * 2004-06-14 2006-05-09 Micron Technology, Inc. Low power and low timing jitter phase-lock loop and method
EP1624575B1 (de) * 2004-08-06 2009-01-28 Stmicroelectronics SA Frequenzsynthetiser Architektur
US20060132200A1 (en) * 2004-12-22 2006-06-22 Markus Dietl Fractional-N divider, fractional-N phase locked loop and method of dividing a frequency f of an output signal by N, wherein N is a non-integer
US20060215296A1 (en) * 2005-03-24 2006-09-28 Gennum Corporation Bidirectional referenceless communication circuit
US7873133B2 (en) * 2005-06-30 2011-01-18 Infinera Corporation Recovery of client clock without jitter
US7417565B2 (en) * 2005-09-13 2008-08-26 Research In Motion Limited Keyboard for hand-held devices
JP4745127B2 (ja) * 2006-05-23 2011-08-10 ルネサスエレクトロニクス株式会社 クロック切替回路
US7551009B2 (en) * 2007-02-28 2009-06-23 Silicon Laboratories Inc. High-speed divider with reduced power consumption
US7605665B2 (en) * 2007-05-25 2009-10-20 Broadcom Corporation Fractional-N phase locked loop
EP2238416A1 (de) 2008-02-01 2010-10-13 Stichting Voor De Technische Wetenschappen Synchrone phasenerkennungsschaltung
US8086974B2 (en) * 2008-03-31 2011-12-27 International Business Machines Corporation Structure for fractional-N phased-lock-loop (PLL) system
US7705641B2 (en) * 2008-04-23 2010-04-27 Ralink Technology Corporation Fast response phase-locked loop charge-pump driven by low voltage input
US7944257B2 (en) * 2009-05-14 2011-05-17 Ralink Technology (Singapore) Corporation Method and system of optimizing a control system using low voltage and high-speed switching
EP2288031A1 (de) * 2009-07-28 2011-02-23 Nxp B.V. Frequenzteiler
US9110875B2 (en) * 2010-02-11 2015-08-18 International Business Machines Corporation XML post-processing hardware acceleration
US8710879B2 (en) * 2012-07-06 2014-04-29 Silicon Integrated System Corp. Apparatus and method for multiplying frequency of a clock signal
JP7367616B2 (ja) * 2020-06-08 2023-10-24 株式会社デンソー 噴射制御装置
CN114726367B (zh) * 2022-06-02 2022-08-23 上海泰矽微电子有限公司 一种基于门控的低抖动时钟分频电路及控制方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1990006017A1 (en) * 1988-11-07 1990-05-31 Level One Communications, Inc. Frequency multiplier with non-integer feedback divider
CA2001266C (en) * 1989-10-23 1996-08-06 John Robert Long Digital phase aligner and method for its operation
DE9421814U1 (de) * 1994-06-17 1996-10-24 Alfred Kärcher GmbH & Co, 71364 Winnenden Hochdruckreinigungsgerät
US6616996B1 (en) * 1994-10-28 2003-09-09 Medsource Trenton, Inc. Variable stiffness microtubing and method of manufacture
US6044123A (en) * 1996-10-17 2000-03-28 Hitachi Micro Systems, Inc. Method and apparatus for fast clock recovery phase-locked loop with training capability
US5889436A (en) 1996-11-01 1999-03-30 National Semiconductor Corporation Phase locked loop fractional pulse swallowing frequency synthesizer
GB2325803B (en) * 1997-05-30 1999-09-29 Lsi Logic Corp Digital frequency generation method and apparatus
US5986512A (en) 1997-12-12 1999-11-16 Telefonaktiebolaget L M Ericsson (Publ) Σ-Δ modulator-controlled phase-locked-loop circuit
CA2233831A1 (en) 1998-03-31 1999-09-30 Tom Riley Digital-sigma fractional-n synthesizer
US6157694A (en) * 1998-12-09 2000-12-05 Lucent Technologies, Inc. Fractional frequency divider
US6661863B1 (en) * 1999-04-16 2003-12-09 Infineon Technologies North America Corp. Phase mixer
US6181213B1 (en) * 1999-06-14 2001-01-30 Realtek Semiconductor Corp. Phase-locked loop having a multi-phase voltage controlled oscillator
AU2100301A (en) 1999-12-14 2001-06-25 Broadcom Corporation Frequency division/multiplication with jitter minimization

Also Published As

Publication number Publication date
AU2100301A (en) 2001-06-25
US20030058009A1 (en) 2003-03-27
US6930519B2 (en) 2005-08-16
EP1254517B1 (de) 2005-06-08
EP1254517A1 (de) 2002-11-06
US20020027459A1 (en) 2002-03-07
US7005899B2 (en) 2006-02-28
DE60020742T2 (de) 2006-03-16
EP1254517B2 (de) 2009-02-11
US6441655B1 (en) 2002-08-27
ATE297607T1 (de) 2005-06-15
US20040169534A1 (en) 2004-09-02
US20050140411A1 (en) 2005-06-30
US6714056B2 (en) 2004-03-30
DE60020742T3 (de) 2009-09-17
WO2001045263A1 (en) 2001-06-21

Similar Documents

Publication Publication Date Title
DE60020742D1 (de) Frequenzteilung/vervielfachung mit minimierung des jitters
TW546921B (en) Multiple input phase lock loop with hitless reference switching
US6157694A (en) Fractional frequency divider
SE0301005D0 (sv) Method and system of jitter compensation
MY126186A (en) Digital frequency multiplier
WO2003083503A3 (en) Apparatus and method for introducing signal dalay
JPH0715322A (ja) クロック整合回路を有する集積回路と発振器により生成されたクロック出力信号と基準クロック信号とを整合する方法
US6049238A (en) Clock generator and clock generating method capable of varying clock frequency without increasing the number of delay elements
TW200614677A (en) Delay locked loop and locking method thereof
RU2006105009A (ru) Система для синхронной выборки и формирования импульсов истинного времени с использованием кодированного временного сигнала
WO2005002055A3 (en) Fractional-n synthesizer and method of programming the output phase
KR960028380A (ko) 위상동기루프회로의 클럭지연보상 및 듀티제어 장치
WO2008036389A3 (en) Frequency synthesizer using two phase locked loops
TW200501586A (en) Delay locked loop (DLL) circuit and method for locking clock delay by using the same
ATE347751T1 (de) Fraktional-n-synthesizer und verfahren zur synchronisation der ausgangsphase
CA2374777A1 (en) Clock/data recovery circuit
ATE352902T1 (de) Schaltung zur erzeugung eines mehrphasigen taktsignals
TW200506879A (en) PLL clock generator, optical disc drive and method for controlling PLL clock generator
KR960036465A (ko) 4상 위상 변조기
US6477657B1 (en) Circuit for I/O clock generation
CN100438361C (zh) 对同步数字体系设备主备时钟相位进行控制的方法
KR20140147179A (ko) 클럭 위상 조절 회로 및 이를 포함하는 반도체 장치
CA2724373C (en) Clock generation using a fractional phase detector
TW200505166A (en) Phase locked loop system capable of deskewing and method therefor
ATE362227T1 (de) Jitterarmes pll-taktrückgewinnungssystem hoher phasenauflösung

Legal Events

Date Code Title Description
8363 Opposition against the patent
8328 Change in the person/name/address of the agent

Representative=s name: BOSCH JEHLE PATENTANWALTSGESELLSCHAFT MBH, 80639 M