CN113192449A - Display panel driving circuit and driving method - Google Patents
Display panel driving circuit and driving method Download PDFInfo
- Publication number
- CN113192449A CN113192449A CN202110410242.8A CN202110410242A CN113192449A CN 113192449 A CN113192449 A CN 113192449A CN 202110410242 A CN202110410242 A CN 202110410242A CN 113192449 A CN113192449 A CN 113192449A
- Authority
- CN
- China
- Prior art keywords
- display panel
- circuit
- signal
- output terminal
- input voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 17
- 238000001514 detection method Methods 0.000 claims abstract description 36
- 238000010586 diagram Methods 0.000 description 4
- 230000002159 abnormal effect Effects 0.000 description 3
- 239000004973 liquid crystal related substance Substances 0.000 description 3
- 230000008094 contradictory effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/027—Arrangements or methods related to powering off a display
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
A display panel driving circuit includes a detection circuit and a control circuit. The detection circuit is used for detecting the input voltage waveform of the display panel. The control circuit is used for controlling the display panel to work or stop working according to the detection result of the detection circuit. When the input voltage of the display panel is larger than or equal to a preset voltage value and the duration time of the input voltage is larger than or equal to a preset time value, the control circuit outputs a first signal to enable the display panel to work. When the input voltage of the display panel is greater than or equal to a preset voltage value but the duration time of the input voltage is less than a preset time value, the control circuit outputs a second signal to stop the display panel from working. The display panel driving circuit can avoid the phenomenon of screen flashing caused by the convex wave of the input voltage when the display panel driving circuit is turned off. The application also provides a display panel driving method.
Description
Technical Field
The present disclosure relates to liquid crystal display technologies, and in particular, to a driving circuit and a driving method for a display panel.
Background
When the existing display panel is turned off, the phenomenon that the display panel flickers after being turned off in a black screen often occurs. The screen flash phenomenon affects the display performance of the display panel, and the service life of the display panel is shortened.
Disclosure of Invention
The main purpose of the present application is to provide a display panel driving circuit, which aims to solve the problem that the display panel in the prior art flickers after being turned off.
To achieve the above object, an embodiment of the present application provides a display panel driving circuit, including:
a detection circuit for detecting an input voltage waveform of the display panel; and
the control circuit is used for controlling the display panel to work or stop working according to the detection result of the detection circuit, when the input voltage of the display panel is greater than or equal to a preset voltage value and the duration time of the input voltage is greater than or equal to a preset time value, the control circuit outputs a first signal to enable the display panel to work, and when the input voltage of the display panel is greater than or equal to the preset voltage value and the duration time of the input voltage is less than the preset time value, the control circuit outputs a second signal to enable the display panel to stop working.
Optionally, the detection circuit includes a timing circuit and a voltage level determination circuit, the voltage level determination circuit is configured to determine an input voltage value of the display panel, and the timing circuit is configured to determine a duration of the input voltage of the display panel being greater than or equal to a preset voltage value.
Optionally, the detection circuit further includes a reset circuit, and when the control circuit outputs a first signal to operate the display panel or outputs a second signal to stop operating the display panel, the reset circuit clears the timing circuit.
Optionally, the display panel driving circuit further includes a power supply circuit, and the power supply circuit is configured to provide an input voltage to the display panel.
Optionally, the power supply circuit includes a first output terminal and a second output terminal, the first output terminal of the power supply circuit is configured to provide an input voltage for the display panel, and the second output terminal of the power supply circuit is configured to control the first output terminal of the power supply circuit to be connected or disconnected with a voltage input terminal of the display panel.
Optionally, the display panel driving circuit further includes a first switch tube, an input end of the first switch tube is connected to the first output end of the power supply circuit, an output end of the first switch tube is connected to the voltage input end of the display panel, and a second output end of the power supply circuit is connected to the control end of the first switch tube.
Optionally, the first switch tube is a P-channel enhancement type field effect transistor, a drain of the first switch tube is connected to the first output terminal of the power supply circuit, a source of the first switch tube is connected to the voltage input terminal of the display panel, and a gate of the first switch tube is connected to the second output terminal of the power supply circuit.
Optionally, the display panel driving circuit further includes a signal receiving terminal, where the signal receiving terminal is configured to receive an on signal or an off signal, and when the signal receiving terminal receives the on signal, the power circuit controls the input terminal and the output terminal of the first switching tube to be turned on, so that the first output terminal of the power circuit is connected to the voltage input terminal of the display panel, and when the signal receiving terminal receives the off signal, the power circuit controls the input terminal and the output terminal of the first switching tube to be turned off.
The embodiment of the application also provides a display panel driving method, which comprises the following steps:
detecting an input voltage value of the display panel;
when the input voltage value of the display panel is larger than or equal to a preset voltage value, calculating the duration time that the input voltage value of the display panel is larger than or equal to the preset voltage value;
when the duration is greater than or equal to a preset time value, outputting a first signal to an enable input end of the display panel to enable the display panel to continue to work;
and when the duration time is less than a preset time value, outputting a second signal to an enable input end of the display panel to enable the display panel to stop working.
Optionally, before detecting the input voltage value of the display panel, the display panel driving method further includes the steps of:
receiving a closing signal which is sent by external equipment and used for controlling the closing of the display panel;
and disconnecting a first switch tube connected between the display panel and a system control panel.
According to the display panel driving circuit and the display panel driving method, the input voltage waveform of the display panel is detected, the duration time when the input voltage value of the display panel is larger than or equal to the preset voltage value is monitored, and when the duration time is larger than or equal to the preset time value, a first signal is output to the enabling input end of the display panel to enable the display panel to continue to work; and when the duration time is less than a preset time value, outputting a second signal to an enable input end of the display panel to enable the display panel to stop working. That is, even if the input voltage of the display panel has a convex wave, if the detection terminal determines that the duration of the convex wave is relatively short, the display panel driving circuit may output a second signal to the enable input terminal of the display panel to stop the display panel. The driving mode can avoid the screen flashing phenomenon caused by abnormal convex waves of the input voltage when the display panel is shut down.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the structures shown in the drawings without creative efforts.
Fig. 1 is a block diagram of a display panel driving circuit according to an embodiment of the present disclosure.
Fig. 2 is a block diagram of the power chip IC1 in fig. 1.
Fig. 3 is a schematic diagram illustrating the detection of the input waveform of the display panel by the detection circuit in fig. 2 during operation.
Fig. 4 is a block diagram of a display panel driving circuit according to another embodiment of the present disclosure.
Fig. 5 is a flowchart illustrating a display panel driving method according to an embodiment of the present disclosure.
FIG. 6 is a flowchart illustrating a further method for driving the display panel shown in FIG. 5.
Detailed Description
The technical solutions in the embodiments of the present application will be described clearly and completely with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
It should be noted that if directional indications (such as up, down, left, right, front, and back … …) are referred to in the embodiment of the present application, the directional indications are only used to explain the relative positional relationship between the components, the movement situation, and the like in a specific posture, and if the specific posture is changed, the directional indications are changed accordingly.
In addition, if there is a description of "first", "second", etc. in the embodiments of the present application, the description of "first", "second", etc. is for descriptive purposes only and is not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include at least one such feature. In addition, if the meaning of "and/or" and/or "appears throughout, the meaning includes three parallel schemes, for example," A and/or B "includes scheme A, or scheme B, or a scheme satisfying both schemes A and B. In addition, technical solutions between various embodiments may be combined with each other, but must be realized by a person skilled in the art, and when the technical solutions are contradictory or cannot be realized, such a combination should not be considered to exist, and is not within the protection scope of the present application.
The applicant has found through research that one of the reasons that the display panel has screen flash when the display panel is turned off is that: when the display panel is turned off, the power input terminal (V _12V) of the display panel generates a convex wave. The corresponding convex wave will make the power system which is originally shut down work again, and will also cause the logic power (3.3V) to generate the convex wave. Therefore, all chips in the system can start to work again, but the system is immediately shut down after a short time, so that the situation of screen flashing during shutdown is caused.
To solve the problem of screen flash when the display panel is turned off, please refer to fig. 1 and fig. 2, an embodiment of the present application provides a display panel driving circuit 100 for providing a driving voltage for a display panel 200. Specifically, the display panel 200 may be a liquid crystal display panel, an OLED (organic light emitting diode) display panel, or another type of display panel, and is not limited in particular. The display panel driving circuit 100 includes a power circuit 110, a detection circuit 120, and a control circuit 130.
The power circuit 110 is used for providing an input voltage for the display panel 200. In the present embodiment, the power circuit 110 provides a dc voltage of 12V. IN the present embodiment, the power supply circuit 110 includes a first output terminal 12V _ IN and a second output terminal CL. The first output terminal 12V _ IN of the power circuit 110 is used for providing an input voltage for the display panel 200. The second output terminal CL of the power circuit 110 is used to control the connection or disconnection between the first output terminal 12V _ IN of the power circuit 110 and the voltage input terminal V _12V of the display panel 200. The display panel driving circuit 100 further includes a first switching tube P1 as required. The input end of the first switch tube P1 is connected to the first output end 12V _ IN of the power circuit 110. The output end of the first switch tube P1 is connected to the voltage input end V _12V of the display panel 200. The control terminal of the first switch tube P1 is connected to the second output terminal CL of the power circuit 110. The second output terminal CL of the power circuit 110 is used to control the input terminal and the output terminal of the first switching tube P1 to be connected or disconnected, and further control the first output terminal 12V _ IN of the power circuit 110 to be connected or disconnected with the voltage input terminal V _12V of the display panel 200. In this embodiment, when the second output terminal CL of the power circuit 110 outputs a high level, the input terminal and the output terminal of the first switch tube P1 are turned on. The power circuit 110 provides 12V operating voltage to the power chip IC 2. When the second output terminal CL of the power circuit 110 outputs a low level, the input terminal and the output terminal of the first switching tube P1 are disconnected. The display panel 200 is off. Specifically, the first switch transistor P1 is a P-channel enhancement mode fet. The drain of the first switch tube P1 is connected to the first output terminal 12V _ IN of the power circuit 110. The source of the first switch tube P1 is connected to the voltage input terminal V _12V of the display panel 200. The gate G of the first switching tube P1 is connected to the second output terminal CL of the power circuit 110. The first switch tube P1 may be another type of fet as needed, as long as the switching function is achieved.
Referring to fig. 3, the detection circuit 120 is used for detecting the input voltage waveform of the display panel 200. In this embodiment, the detection circuit 120 is connected to the voltage input terminal V _12V of the display panel 200, and is configured to detect the input voltage waveform of the voltage input terminal V _ 12V. Specifically, the detection circuit 120 includes a detection terminal TE connected to the voltage input terminal V _12V of the display panel 200. In the present embodiment, the detecting circuit 120 includes a timing circuit 121 and a voltage level determining circuit 122. The voltage level determination circuit 122 is configured to determine whether the input voltage value of the display panel 200 is greater than or equal to a predetermined voltage value. The timing circuit 121 is configured to determine a duration of the input voltage value of the display panel 200 being greater than or equal to a preset voltage value. In a specific working process, when the voltage level determining circuit 122 detects that the input voltage value of the voltage input terminal V _12V of the display panel 200 is greater than or equal to the preset voltage value, it indicates that the voltage input terminal V _12V of the display panel 200 has a convex wave. At this time, the timer circuit 121 starts counting time. When the convex wave reaches the highest peak and starts falling back, the timing circuit 121 continues timing since the input voltage value of the voltage input terminal V _12V is still greater than the preset voltage value at this time. Until the input voltage value of the voltage input end V _12V is smaller than the preset voltage value, at this time, the timing circuit 121 stops timing. At this time, the time obtained by the timing circuit 121 is the duration Δ t of the convex wave.
The control circuit 130 is configured to output a first signal or a second signal according to a detection result of the detection circuit 120 to operate or stop the display panel 200, respectively. In this embodiment, the output terminal EN of the control circuit 130 is connected to the enable signal input terminal of the display panel 200. Specifically, when the input voltage of the display panel 200 is greater than or equal to a preset voltage value and the duration time thereof is greater than or equal to a preset time value, the control circuit 130 outputs a first signal to operate the display panel 200. When the input voltage of the display panel 200 is greater than or equal to the preset voltage value but the duration time thereof is less than the preset time value, the control circuit 130 outputs a second signal to stop the display panel 200. In this embodiment, the first signal is a high level signal, and the second signal is a low level signal. The preset voltage value range is 7V to 8V. The preset time value range is greater than 10 ms. The first signal may also be a low level signal and the second signal may also be a high level signal, which may be determined according to the requirements. According to the requirement, the preset voltage value range and the preset time value range can also be other values, and the preset voltage value range and the preset time value range are determined according to the actual requirement.
In the display panel driving circuit 100 provided in the embodiment of the present application, the detection circuit 120 is arranged to detect the input voltage waveform of the voltage input terminal V _12V of the display panel 200, and monitor the duration Δ t when the input voltage value of the display panel 200 is greater than or equal to the preset voltage value, so as to determine whether the convex wave of the voltage input terminal V _12V of the display panel 200 belongs to the interference signal or the normal power-on signal. When the voltage input end V _12V is greater than or equal to a preset voltage value and the duration Δ t is greater than or equal to a preset time value, the convex wave can be considered as a normal startup signal. At this time, the control circuit 130 outputs a first signal (high level) to the enable input terminal of the display panel 200 to enable the display panel 200 to continue operating. When the voltage input end V _12V is greater than or equal to a preset voltage value, but the duration Δ t thereof is less than a preset time value, the convex wave may be considered as an interference signal. At this time, the control circuit 130 outputs a second signal (low level) to the enable input terminal of the display panel 200 to stop the operation of the display panel 200. That is, even if the input voltage terminal V _12V of the display panel 200 generates the convex wave, if the detection terminal 120 determines that the duration of the convex wave is relatively short, the display panel driving circuit 100 may output a second signal to the enable input terminal of the display panel 200 to stop the operation of the display panel 200. The driving method can prevent the generation of the screen flashing phenomenon caused by abnormal convex waves of the input voltage when the display panel 200 is turned off.
The detection circuit 120 may further include a reset circuit 123, as needed. When the control circuit 130 outputs a first signal to operate the display panel 200 or outputs a second signal to stop operating the display panel 200, the reset circuit 123 clears the timer circuit 121. By setting the reset circuit 123, the time calculated by the previous timing circuit 121 does not affect the time calculated by the next timing circuit, thereby ensuring the timing accuracy of the timing circuit 121.
The display panel driving circuit 100 further includes a signal receiving terminal 140 as needed. The signal receiving end 140 is configured to receive an on signal or an off signal sent by an external device, such as a remote controller. When the signal receiving terminal 140 receives a start signal sent by an external device, it indicates that the display panel 200 needs to be started. At this time, the power circuit 110 controls the input terminal and the output terminal of the first switch tube P1 to be conducted, so that the first output terminal 12V _ IN of the power circuit 110 is connected to the voltage input terminal V _12V of the display panel 200. In this embodiment, the manner of controlling the conduction of the input end and the output end of the first switch tube P1 by the power circuit 110 is as follows: a third signal is output at the control terminal of the first switching tube P1. When the first switch transistor P1 is a P-channel enhancement mode fet, the third signal is a low level signal. When the signal receiving end 140 receives a shutdown signal, it indicates that the display panel 200 needs to be shut down. At this time, the power circuit 110 controls the input terminal and the output terminal of the first switching tube P1 to be disconnected, so that the first output terminal 12V _ IN of the power circuit 110 is disconnected from the voltage input terminal V _12V of the display panel 200. In this embodiment, the manner of controlling the input end and the output end of the first switch tube P1 to be disconnected by the power circuit 110 is as follows: a fourth signal is output at the control terminal of the first switching tube P1. When the first switch transistor P1 is a P-channel enhancement mode fet, the third signal is a high level signal. As required, when the display panel is turned on, the turn-on signal received by the signal receiving terminal 140 is a high level signal. When the display panel is turned off, the turn-off signal received by the signal receiving terminal 140 is a low level signal.
The operation of the display panel driving circuit 100 is as follows: when the display panel 200 is turned off, the display panel driving circuit 100 controls the first switch tube P1 to disconnect the first output terminal 12V _ IN of the power circuit 110 from the power input terminal V _12V of the display panel 200. After the input and output terminals of the first switching tube P1 are disconnected, the detection circuit 120 collects the voltage waveform of the power input terminal V _12V of the display panel 200 for determination. That is, the detection circuit 120 not only determines the voltage level of the power input terminal V _12V of the display panel 200, but also calculates the duration of the convex pulse at the power input terminal V _12V of the display panel 200. Therefore, the detection circuit 120 needs to include a timing circuit 121 and a voltage level determination circuit 122. In this embodiment, the detection circuit 120 further includes a reset circuit 123 for clearing the counted time. When the voltage value of the power input terminal V _12V of the display panel 200 is greater than or equal to the preset voltage value, the output terminal EN of the control circuit 130 outputs a high level, so that the display panel 200 normally operates. When the voltage value of the power input terminal V _12V of the display panel 200 is lower than the preset voltage value, the output terminal EN of the control circuit 130 outputs a low level, so that the display panel 200 stops working. Meanwhile, the reset circuit 123 clears the timing circuit 121 to ensure the accuracy of timing of the timing circuit 121. That is, when the detection circuit 120 detects that the power input terminal V _12V of the display panel 200 is greater than or equal to the predetermined voltage value, the timing circuit 121 starts timing. When it is detected that the timing circuit 121 exceeds the preset time T and the voltage value of the power input terminal V _12V of the display panel 200 is still greater than the preset voltage value, the display panel 200 is considered to be in a normal power-on condition. At this time, the output terminal EN of the control circuit 130 outputs a high level, and the power chip IC2 of the display panel 200 can resume normal operation. When detecting that the time of the power input end V _12V higher than the preset voltage value does not exceed the preset time T. That is, after the preset time T, the power input terminal V _12V of the display panel 200 is lower than the preset voltage value again. At this time, the convex wave is determined to be only an interference signal, and the power chip IC1 makes the output terminal EN of the control circuit 130 output a low level. The power chip IC2 of the display panel 200 maintains the off state. Thus, even if the power input terminal V _12V of the display panel 200 generates the convex wave when the power is turned off, the power chip IC2 of the display panel 200 is not turned on, thereby preventing the display panel 200 from generating the screen flash phenomenon when the power is turned off.
In the above embodiment, the power supply circuit 110, the detection circuit 120, the control circuit, the timer circuit 121, the voltage level determination circuit 122, the reset circuit 123, and the like are provided inside a power supply chip IC1 of the system board of the entire apparatus. As required, the detection circuit 120, the control circuit, the timer circuit 121, the voltage level determination circuit 122, and the reset circuit 123 may be disposed outside the power chip IC1, as shown in fig. 4. Similarly, in the present embodiment, the detecting circuit 120 includes a timing circuit 121, a voltage level determining circuit 122 and a reset circuit 123. The power input terminal V _12V of the display panel 200 is connected to the detection circuit 120. The voltage level determination circuit 122 is configured to determine whether the voltage value of the power input terminal V _12V of the display panel 200 is greater than or equal to a predetermined voltage value. When the voltage value of the power input end V _12V is greater than or equal to the preset voltage value, the timing circuit 121 starts timing until the voltage value of the power input end V _12V is less than the preset voltage value. At this time, the time recorded by the timing circuit 121 is the duration of the voltage value of the power input terminal V _12V being greater than or equal to the preset voltage value. When the duration is greater than or equal to the preset time value, it indicates that the convex wave signal is a normal power-on signal, and the control circuit 130 outputs a first signal to the enable input terminal of the display panel 200 to enable the display panel 200 to continue to operate. Meanwhile, the control circuit 130 sends a corresponding signal to the reset circuit 123, and the reset circuit 123 clears the time recorded by the timer circuit 121. When the duration is less than the preset time value, it indicates that the convex wave signal is an interference signal, and the control circuit 130 outputs a second signal to the enable input terminal of the display panel 200 to stop the display panel 200 from working.
Referring to fig. 5, an embodiment of the present application further provides a display panel driving method, including the following steps:
the input voltage value of the display panel 200 is detected. In this embodiment, the display panel 200 is a liquid crystal display panel. The display panel 200 may also be an OLED (organic light emitting diode) display panel or other types of display panels, as required, and is not limited in particular.
When the input voltage value of the display panel 200 is greater than or equal to the preset voltage value, calculating the duration that the input voltage value of the display panel 200 is greater than or equal to the preset voltage value. In this embodiment, the preset voltage value range is 7V to 8V.
When the duration is greater than or equal to the preset time value, a first signal is output to an enable input terminal of the display panel 200 to enable the display panel to continue to work. In this embodiment, the preset time value range is greater than 10 ms.
And when the duration time is less than the preset time value, outputting a second signal to an enable input end of the display panel 200 to stop the display panel 200.
Referring to fig. 6, before detecting the input voltage value of the display panel 200, the display panel driving method further includes the following steps:
receiving a closing signal for controlling the display panel 200 to close, which is sent by an external device. In this embodiment, the external device includes a remote controller.
The first switching tube P1 connected between the display panel 200 and the system control board is turned off.
In the display panel driving method provided in the embodiment of the present application, by detecting the input voltage waveform of the display panel 200 and monitoring the duration when the input voltage value of the display panel 200 is greater than or equal to the preset voltage value, when the duration is greater than or equal to the preset time value, outputting a first signal to the enable input terminal of the display panel 200 to enable the display panel 200 to continue to operate; and when the duration time is less than the preset time value, outputting a second signal to an enable input end of the display panel 200 to stop the display panel 200. That is, even when the input voltage of the display panel 200 has a convex wave, if the detection terminal determines that the duration of the convex wave is relatively short, the display panel driving circuit 100 may output a second signal to the enable input terminal of the display panel 200 to stop the operation of the display panel 200. The driving method can avoid the screen flashing phenomenon caused by abnormal convex waves of the input voltage when the display panel 200 is shut down.
The above description is only a preferred embodiment of the present application, and not intended to limit the scope of the present application, and all modifications and equivalents of the technical solutions that can be directly or indirectly applied to other related fields without departing from the spirit of the present application are intended to be included in the scope of the present application.
Claims (10)
1. A display panel driving circuit, comprising:
a detection circuit for detecting an input voltage waveform of the display panel; and
the control circuit is used for controlling the display panel to work or stop working according to the detection result of the detection circuit, and when the input voltage of the display panel is greater than or equal to a preset voltage value and the duration time of the input voltage is greater than or equal to a preset time value, the control circuit outputs a first signal to enable the display panel to work; when the input voltage of the display panel is greater than or equal to a preset voltage value but the duration time of the input voltage is less than a preset time value, the control circuit outputs a second signal to stop the display panel from working.
2. The display panel driving circuit of claim 1, wherein the detection circuit comprises a timing circuit and a voltage level determination circuit, the voltage level determination circuit is configured to determine an input voltage value of the display panel, and the timing circuit is configured to determine a duration of the input voltage of the display panel being greater than or equal to a predetermined voltage value.
3. The display panel drive circuit according to claim 2, wherein the detection circuit further includes a reset circuit, and the reset circuit clears the timer circuit when the control circuit outputs a first signal to operate the display panel or outputs a second signal to stop operating the display panel.
4. The display panel drive circuit according to claim 1, wherein the display panel drive circuit further comprises a power supply circuit for supplying an input voltage to the display panel.
5. The display panel driving circuit according to claim 4, wherein the power supply circuit includes a first output terminal and a second output terminal, the first output terminal of the power supply circuit is configured to supply an input voltage to the display panel, and the second output terminal of the power supply circuit is configured to control the first output terminal of the power supply circuit to be connected to or disconnected from a voltage input terminal of the display panel.
6. The display panel driving circuit as claimed in claim 5, further comprising a first switch transistor, wherein an input terminal of the first switch transistor is connected to a first output terminal of the power circuit, an output terminal of the first switch transistor is connected to a voltage input terminal of the display panel, and a second output terminal of the power circuit is connected to a control terminal of the first switch transistor.
7. The display panel driving circuit as claimed in claim 6, wherein the first switch transistor is a P-channel enhancement type fet, a drain of the first switch transistor is connected to the first output terminal of the power supply circuit, a source of the first switch transistor is connected to the voltage input terminal of the display panel, and a gate of the first switch transistor is connected to the second output terminal of the power supply circuit.
8. The display panel driving circuit as claimed in claim 7, wherein the display panel driving circuit further comprises a signal receiving terminal for receiving an on signal or an off signal, the power circuit controls the input terminal and the output terminal of the first switch tube to be turned on when the signal receiving terminal receives the on signal, so that the first output terminal of the power circuit is connected to the voltage input terminal of the display panel, and the power circuit controls the input terminal and the output terminal of the first switch tube to be turned off when the signal receiving terminal receives the off signal.
9. A display panel driving method, comprising:
detecting an input voltage value of the display panel;
when the input voltage value of the display panel is larger than or equal to a preset voltage value, calculating the duration time that the input voltage value of the display panel is larger than or equal to the preset voltage value;
when the duration is greater than or equal to a preset time value, outputting a first signal to an enable input end of the display panel to enable the display panel to continue to work;
and when the duration time is less than a preset time value, outputting a second signal to an enable input end of the display panel to enable the display panel to stop working.
10. The display panel driving method according to claim 9, further comprising, before detecting the input voltage value of the display panel, the steps of:
receiving a closing signal which is sent by external equipment and used for controlling the closing of the display panel;
and disconnecting a first switch tube connected between the display panel and a system control panel.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110410242.8A CN113192449B (en) | 2021-04-16 | 2021-04-16 | Display panel driving circuit and driving method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110410242.8A CN113192449B (en) | 2021-04-16 | 2021-04-16 | Display panel driving circuit and driving method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113192449A true CN113192449A (en) | 2021-07-30 |
| CN113192449B CN113192449B (en) | 2022-05-06 |
Family
ID=76977179
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110410242.8A Active CN113192449B (en) | 2021-04-16 | 2021-04-16 | Display panel driving circuit and driving method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113192449B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113920953A (en) * | 2021-11-15 | 2022-01-11 | 京东方科技集团股份有限公司 | Electrophoretic display device, control method, and computer-readable storage medium |
| CN115101006A (en) * | 2022-07-22 | 2022-09-23 | 绵阳惠科光电科技有限公司 | Light-emitting drive circuit and display device |
| US11915654B1 (en) | 2022-08-26 | 2024-02-27 | HKC Corporation Limited | Power-supply voltage generator for outputting varied voltages to display panel |
Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080084371A1 (en) * | 2006-10-05 | 2008-04-10 | Au Optronics Corp. | Liquid crystal display for preventing residual image phenomenon and related method thereof |
| CN201118796Y (en) * | 2007-11-20 | 2008-09-17 | 青岛海信电器股份有限公司 | Under voltage protection circuit |
| CN101383129A (en) * | 2007-09-07 | 2009-03-11 | 北京京东方光电科技有限公司 | Power supply switch controlling method for LCD and device thereof |
| CN102222474A (en) * | 2010-04-14 | 2011-10-19 | 群康科技(深圳)有限公司 | Liquid crystal display device and method for improving power off afterimage phenomenon thereof |
| CN103295548A (en) * | 2013-05-20 | 2013-09-11 | 合肥京东方光电科技有限公司 | Backlight module driving circuit and display device |
| CN104459389A (en) * | 2014-11-27 | 2015-03-25 | 深圳市英威腾电气股份有限公司 | Input power down and power shaking judging method and system |
| CN104464673A (en) * | 2014-12-22 | 2015-03-25 | 南京中电熊猫液晶显示科技有限公司 | Display device and control method and control circuit thereof |
| CN105448260A (en) * | 2015-12-29 | 2016-03-30 | 深圳市华星光电技术有限公司 | Overcurrent protection circuit and liquid crystal display |
| CN106531116A (en) * | 2017-01-05 | 2017-03-22 | 京东方科技集团股份有限公司 | Starting method of shut-down residual shadow elimination and starting circuit thereof, power supply IC and display apparatus |
| CN108231022A (en) * | 2018-01-05 | 2018-06-29 | 京东方科技集团股份有限公司 | Driving circuit and driving method, the liquid crystal display device of liquid crystal display device |
| CN108398981A (en) * | 2018-02-12 | 2018-08-14 | 南京中电熊猫平板显示科技有限公司 | A kind of control circuit of display device, display device and its control method |
| CN108615497A (en) * | 2018-03-23 | 2018-10-02 | 友达光电股份有限公司 | Display device and power-off control method thereof |
| CN109215559A (en) * | 2018-10-26 | 2019-01-15 | 合肥鑫晟光电科技有限公司 | Drive control circuit, drive control method and display device |
| CN109616069A (en) * | 2019-01-14 | 2019-04-12 | 合肥京东方光电科技有限公司 | Input voltage processing method, device, display base plate and display device |
-
2021
- 2021-04-16 CN CN202110410242.8A patent/CN113192449B/en active Active
Patent Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080084371A1 (en) * | 2006-10-05 | 2008-04-10 | Au Optronics Corp. | Liquid crystal display for preventing residual image phenomenon and related method thereof |
| CN101383129A (en) * | 2007-09-07 | 2009-03-11 | 北京京东方光电科技有限公司 | Power supply switch controlling method for LCD and device thereof |
| CN201118796Y (en) * | 2007-11-20 | 2008-09-17 | 青岛海信电器股份有限公司 | Under voltage protection circuit |
| CN102222474A (en) * | 2010-04-14 | 2011-10-19 | 群康科技(深圳)有限公司 | Liquid crystal display device and method for improving power off afterimage phenomenon thereof |
| CN103295548A (en) * | 2013-05-20 | 2013-09-11 | 合肥京东方光电科技有限公司 | Backlight module driving circuit and display device |
| CN104459389A (en) * | 2014-11-27 | 2015-03-25 | 深圳市英威腾电气股份有限公司 | Input power down and power shaking judging method and system |
| CN104464673A (en) * | 2014-12-22 | 2015-03-25 | 南京中电熊猫液晶显示科技有限公司 | Display device and control method and control circuit thereof |
| CN105448260A (en) * | 2015-12-29 | 2016-03-30 | 深圳市华星光电技术有限公司 | Overcurrent protection circuit and liquid crystal display |
| CN106531116A (en) * | 2017-01-05 | 2017-03-22 | 京东方科技集团股份有限公司 | Starting method of shut-down residual shadow elimination and starting circuit thereof, power supply IC and display apparatus |
| CN108231022A (en) * | 2018-01-05 | 2018-06-29 | 京东方科技集团股份有限公司 | Driving circuit and driving method, the liquid crystal display device of liquid crystal display device |
| CN108398981A (en) * | 2018-02-12 | 2018-08-14 | 南京中电熊猫平板显示科技有限公司 | A kind of control circuit of display device, display device and its control method |
| CN108615497A (en) * | 2018-03-23 | 2018-10-02 | 友达光电股份有限公司 | Display device and power-off control method thereof |
| CN109215559A (en) * | 2018-10-26 | 2019-01-15 | 合肥鑫晟光电科技有限公司 | Drive control circuit, drive control method and display device |
| CN109616069A (en) * | 2019-01-14 | 2019-04-12 | 合肥京东方光电科技有限公司 | Input voltage processing method, device, display base plate and display device |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113920953A (en) * | 2021-11-15 | 2022-01-11 | 京东方科技集团股份有限公司 | Electrophoretic display device, control method, and computer-readable storage medium |
| CN115101006A (en) * | 2022-07-22 | 2022-09-23 | 绵阳惠科光电科技有限公司 | Light-emitting drive circuit and display device |
| US11915654B1 (en) | 2022-08-26 | 2024-02-27 | HKC Corporation Limited | Power-supply voltage generator for outputting varied voltages to display panel |
| WO2024040833A1 (en) * | 2022-08-26 | 2024-02-29 | 惠科股份有限公司 | Driving circuit of display panel, and display apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113192449B (en) | 2022-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113192449B (en) | Display panel driving circuit and driving method | |
| US7800870B2 (en) | Power protection apparatus and electronic control unit | |
| US11070047B2 (en) | Overcurrent protection driving circuit and display apparatus | |
| US9520879B2 (en) | Adaptive blanking timer for short circuit detection | |
| US20070262655A1 (en) | Power supply and switch apparatus thereof | |
| EP2887546B1 (en) | Monitoring method and device for power semiconductor switch | |
| US20180151142A1 (en) | Lcd tv, lcd panel, and short-circuit protection method thereof | |
| JP2008205036A (en) | Driver circuit | |
| US20140169050A1 (en) | Blanking control circuit for controlling synchronous rectifier and method of controlling synchronous rectifier using the circuit | |
| CN113138354B (en) | Self-checking method and system of I-type three-level inverter | |
| US9622304B2 (en) | Load driving circuit | |
| US8085016B2 (en) | Power supply circuit having standby detection circuit | |
| US20130215549A1 (en) | Power-supply control device | |
| US8749214B2 (en) | Power circuit and circuit board, electrical device using the same | |
| JP3966099B2 (en) | Electric load drive | |
| TWI502853B (en) | Short circuit control for high current pulse power supply | |
| KR20200055125A (en) | Liquid crystal display panel and switching control circuit | |
| CN109729613B (en) | Constant current drive protection circuit, protection device and television | |
| US7183726B2 (en) | Cold cathode fluorescent lamp drive apparatus and method | |
| CN116560145A (en) | Detection device, detection method, electronic equipment and storage medium | |
| WO2019112746A1 (en) | System and method for managing power consumption during a fault condition | |
| CN207572047U (en) | Lcd screen backlight power supply control circuit and receiver | |
| CN109586568B (en) | Drive circuit and display panel | |
| CN220122612U (en) | Voltage limiting protection circuit | |
| TWI769769B (en) | Power tool and safety control circuit module and safety control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |