Nothing Special   »   [go: up one dir, main page]

CN112186103B - Resistor structure and production method thereof - Google Patents

Resistor structure and production method thereof Download PDF

Info

Publication number
CN112186103B
CN112186103B CN202011085858.4A CN202011085858A CN112186103B CN 112186103 B CN112186103 B CN 112186103B CN 202011085858 A CN202011085858 A CN 202011085858A CN 112186103 B CN112186103 B CN 112186103B
Authority
CN
China
Prior art keywords
film
etched
conduction band
layer
mask layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202011085858.4A
Other languages
Chinese (zh)
Other versions
CN112186103A (en
Inventor
刘卓佳
张旭
梁勇松
王兴梅
高晓翠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Feiyu Microelectronic Circuit Co ltd
Original Assignee
Beijing Feiyu Microelectronic Circuit Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Feiyu Microelectronic Circuit Co ltd filed Critical Beijing Feiyu Microelectronic Circuit Co ltd
Priority to CN202011085858.4A priority Critical patent/CN112186103B/en
Publication of CN112186103A publication Critical patent/CN112186103A/en
Application granted granted Critical
Publication of CN112186103B publication Critical patent/CN112186103B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/40Resistors
    • H10D1/47Resistors having no potential barriers

Landscapes

  • Apparatuses And Processes For Manufacturing Resistors (AREA)

Abstract

本发明提供了一种电阻结构及其制作方法,包括:提供待刻蚀制品,待刻蚀制品包括基片以及依次位于基片顶表面上的电阻薄膜和多层导带薄膜,待刻蚀制品具有待形成导带的第一区域和待形成电阻的第二区域;对多层导带薄膜进行选择性刻蚀,保留第一区域的导带薄膜,去除其他区域的导带薄膜;对电阻薄膜进行选择性刻蚀,保留第二区域的电阻薄膜,去除其他区域的电阻薄膜,形成所需的电阻结构。与现有技术中的制作方法相比,本发明所提供的方法减少了腐蚀次数,缩短了电阻薄膜和导带薄膜暴露于腐蚀液中的时间,从而改善了电阻薄膜图形的掏蚀现象。

The invention provides a resistance structure and a manufacturing method thereof, which includes: providing a product to be etched, the product to be etched including a substrate and a resistive film and a multi-layer conduction band film located on the top surface of the substrate in sequence, the product to be etched It has a first area where a conduction band is to be formed and a second area where a resistance is to be formed; selectively etching the multi-layer conduction band film to retain the conduction band film in the first area and removing the conduction band film in other areas; and etching the resistance film Selective etching is performed to retain the resistive film in the second area and remove the resistive film in other areas to form the required resistance structure. Compared with the manufacturing method in the prior art, the method provided by the present invention reduces the number of etching times and shortens the exposure time of the resistive film and the conductive band film to the corrosive liquid, thereby improving the erosion phenomenon of the resistive film pattern.

Description

一种电阻结构及其制作方法Resistor structure and production method thereof

技术领域Technical field

本发明涉及混合集成电路芯片制造技术领域,更具体地说,涉及一种电阻结构及其制作方法。The present invention relates to the technical field of hybrid integrated circuit chip manufacturing, and more specifically, to a resistor structure and a manufacturing method thereof.

背景技术Background technique

随着电子产品集成化程度的不断提高,芯片上电阻薄膜的精度也越来越高。为了能在很小的面积上制作出阻值很大的电阻,就需要制作线条较细的电阻薄膜。As the degree of integration of electronic products continues to increase, the precision of resistive films on chips is also getting higher and higher. In order to produce a resistor with a large resistance in a small area, it is necessary to produce a resistive film with thin lines.

图1至图4示出了目前常用的制备细小型电阻的方法。如图1所示,先在待刻蚀制品表面形成作为掩膜的第一光刻胶层10,第一光刻胶层10覆盖待形成导带的区域和待形成电阻的区域;然后对第一光刻胶层10暴露出的多层导带薄膜(以四层导带薄膜为例,按照从顶至底,分别以11-14进行区分)以及电阻薄膜15依次进行腐蚀,腐蚀后的结构如图2所示;之后去除第一光刻胶层10、形成作为掩膜的第二光刻胶层16,如图3所示,第二光刻胶层16覆盖待形成导带的区域,然后对导带薄膜11、12、13和14进行依次腐蚀,形成如图4所示的结构。Figures 1 to 4 illustrate currently commonly used methods for preparing fine and small resistors. As shown in Figure 1, a first photoresist layer 10 as a mask is first formed on the surface of the product to be etched. The first photoresist layer 10 covers the area where the conduction band is to be formed and the area where the resistance is to be formed; and then the first photoresist layer 10 is formed on the surface of the product to be etched. The multi-layer conduction band film exposed by a photoresist layer 10 (taking four layers of conduction band film as an example, distinguished by 11-14 from top to bottom) and the resistance film 15 are etched in sequence, and the etched structure As shown in Figure 2; the first photoresist layer 10 is then removed and a second photoresist layer 16 is formed as a mask. As shown in Figure 3, the second photoresist layer 16 covers the area where the conduction band is to be formed. Then, the conduction band films 11, 12, 13 and 14 are sequentially etched to form a structure as shown in Figure 4.

但是,采用上述工艺容易出现较为严重的掏蚀现象,导致电阻薄膜图形的线条边缘不整齐,与设计的电阻薄膜图形具有较大的差异,难以满足精密电阻的要求。However, using the above process is prone to serious erosion phenomena, resulting in irregular line edges of the resistive film pattern, which is greatly different from the designed resistive film pattern, making it difficult to meet the requirements of precision resistors.

发明内容Contents of the invention

有鉴于此,本发明提供了一种电阻结构及其制作方法,以改善掏蚀现象,解决电阻薄膜图形的线条边缘不整齐的问题。In view of this, the present invention provides a resistor structure and a manufacturing method thereof to improve the erosion phenomenon and solve the problem of uneven line edges of the resistive film pattern.

为实现上述目的,本发明提供如下技术方案:In order to achieve the above objects, the present invention provides the following technical solutions:

本发明的第一个方面提供一种电阻结构的制作方法,包括:A first aspect of the present invention provides a method for manufacturing a resistor structure, including:

提供待刻蚀制品,该待刻蚀制品包括基片以及依次位于基片顶表面上的电阻薄膜和多层导带薄膜,其中该待刻蚀制品具有待形成导带的第一区域和待形成电阻的第二区域;An article to be etched is provided. The article to be etched includes a substrate and a resistive film and a multi-layer conductive band film located sequentially on the top surface of the substrate, wherein the article to be etched has a first region to be formed with a conductive band and a first region to be formed with a conductive band. second area of resistance;

对多层导带薄膜进行选择性刻蚀,保留第一区域的导带薄膜,去除其他区域的导带薄膜;Selectively etch the multi-layer conduction band film to retain the conduction band film in the first area and remove the conduction band film in other areas;

对电阻薄膜进行选择性刻蚀,保留第二区域的电阻薄膜,去除其他区域的电阻薄膜,形成所需的电阻结构。The resistive film is selectively etched to retain the resistive film in the second area and remove the resistive film in other areas to form the required resistance structure.

可选地,对多层导带薄膜进行选择性刻蚀,包括:Optionally, selectively etch the multi-layer conduction band film, including:

在待刻蚀制品的顶表面上形成第一掩膜层,第一掩膜层覆盖第一区域的导带薄膜、暴露出其他区域的导带薄膜;Forming a first mask layer on the top surface of the product to be etched, the first mask layer covers the conduction band film in the first area and exposes the conduction band film in other areas;

按照由顶至底的顺序,对多层导带薄膜进行依次腐蚀,直至暴露出未被第一掩膜层覆盖的电阻薄膜;Etching the multi-layer conduction band films sequentially from top to bottom until the resistive film not covered by the first mask layer is exposed;

去除第一掩膜层。Remove the first mask layer.

可选地,对多层导带薄膜进行依次腐蚀,包括:Optionally, etch the multi-layer conduction band films sequentially, including:

将被第一掩膜层覆盖的待刻蚀制品依次浸入与待腐蚀导带薄膜对应的腐蚀液中,对当前的待腐蚀导带薄膜进行腐蚀。The article to be etched covered by the first mask layer is sequentially immersed in an etching solution corresponding to the conductive band film to be etched, and the current conductive band film to be etched is etched.

可选地,第一掩膜层为光刻胶层。Optionally, the first mask layer is a photoresist layer.

可选地,对电阻薄膜进行选择性刻蚀,包括:Optionally, selectively etch the resistive film, including:

在待刻蚀制品表面形成第二掩膜层,第二掩膜层覆盖第一区域的导带薄膜和第二区域的电阻薄膜,暴露出其他区域的电阻薄膜;A second mask layer is formed on the surface of the product to be etched, and the second mask layer covers the conduction band film in the first area and the resistance film in the second area, exposing the resistance film in other areas;

对未被第二掩膜层覆盖的电阻薄膜进行腐蚀;Etching the resistive film not covered by the second mask layer;

去除第二掩膜层。Remove the second mask layer.

可选地,第二掩膜层为光刻胶层。Optionally, the second mask layer is a photoresist layer.

可选地,导带薄膜为两层至四层。Optionally, the conductive band film has two to four layers.

可选地,导带薄膜的材质为Cr、Ni、Cu或Au,相邻两层导带薄膜的材质不同。Optionally, the conduction band film is made of Cr, Ni, Cu or Au, and the materials of two adjacent conduction band films are different.

可选地,基片的材质为陶瓷或微晶玻璃;电阻薄膜为镍铬或铬硅。Optionally, the substrate is made of ceramic or ceramics; the resistive film is made of nickel-chromium or chromium-silicon.

本发明的第二个方面提供一种电阻结构,是采用如上任一项所述的制作方法制得。A second aspect of the present invention provides a resistor structure, which is manufactured by using any of the above manufacturing methods.

与现有技术相比,本发明所提供的技术方案具有以下优点:Compared with the existing technology, the technical solution provided by the present invention has the following advantages:

本发明所提供的电阻结构及其制作方法,先对待刻蚀制品表面的多层导带薄膜进行刻蚀,保留待形成导带的导带薄膜以及整个电阻薄膜,再对电阻薄膜进行刻蚀,保留待形成电阻的电阻薄膜,最终形成所需的电阻结构。与现有技术中的制作方法相比,本发明所提供的电阻结构的制作方法减少了腐蚀次数,缩短了导带薄膜和电阻薄膜的侧壁暴露于腐蚀液中的时间,从而有效改善了电阻薄膜图形的掏蚀现象,解决了电阻薄膜线条边缘不整齐的问题,使最终获得的电阻结构的性能得以提升,从而能够满足精密电阻的要求。The resistance structure and its manufacturing method provided by the invention first etch the multi-layer conduction band film on the surface of the product to be etched, retain the conduction band film to be formed into the conduction band and the entire resistance film, and then etch the resistance film. The resistive film to be formed into a resistor is retained to ultimately form the desired resistive structure. Compared with the manufacturing methods in the prior art, the manufacturing method of the resistance structure provided by the present invention reduces the number of corrosions and shortens the time that the side walls of the conduction band film and the resistance film are exposed to the corrosive liquid, thereby effectively improving the resistance. The erosion phenomenon of the film pattern solves the problem of uneven edges of the resistor film lines and improves the performance of the final resistor structure, thereby meeting the requirements of precision resistors.

并且,由于腐蚀次数减少,而腐蚀单层导带薄膜以及电阻薄膜的时间不变,因此整体腐蚀时间大大缩短,从而提高了电阻结构的加工效率。Moreover, since the number of etching times is reduced, but the time to etch the single-layer conduction band film and the resistor film remains unchanged, the overall etching time is greatly shortened, thereby improving the processing efficiency of the resistor structure.

附图说明Description of the drawings

为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据提供的附图获得其他的附图。In order to explain the embodiments of the present invention or the technical solutions in the prior art more clearly, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below. Obviously, the drawings in the following description are only These are embodiments of the present invention. For those of ordinary skill in the art, other drawings can be obtained based on the provided drawings without exerting creative efforts.

图1至图4为现有技术中的电阻结构的制作方法的结构示意图;1 to 4 are structural schematic diagrams of the manufacturing method of the resistor structure in the prior art;

图5为本发明一个实施例提供的电阻结构的制作方法的流程图;Figure 5 is a flow chart of a method for manufacturing a resistor structure according to an embodiment of the present invention;

图6至图12为本发明一个实施例提供的电阻结构的制作方法的结构示意图;6 to 12 are structural schematic diagrams of a method for manufacturing a resistor structure according to an embodiment of the present invention;

图13为本发明另一个实施例提供的三层导带薄膜的结构示意图;Figure 13 is a schematic structural diagram of a three-layer conductive band film provided by another embodiment of the present invention;

图14为本发明另一个实施例提供的两层导带薄膜的结构示意图。Figure 14 is a schematic structural diagram of a two-layer conductive band film provided by another embodiment of the present invention.

具体实施方式Detailed ways

正如背景技术所述,现有方法腐蚀出的电阻薄膜图形具有比较严重的掏蚀现象,导致电阻薄膜线条边缘不整齐。发明人研究发现,造成这种问题的原因主要是,(1)腐蚀液的浓度较高以及(2)在腐蚀某一层薄膜时,其它薄膜的侧壁也不可避免地会暴露于腐蚀液中,即导带薄膜和电阻薄膜的侧壁长时间接触腐蚀液。由于降低腐蚀液的浓度难以避免地会导致腐蚀效率降低,影响腐蚀效果;而单纯缩短腐蚀时间又会导致腐蚀残留,同样也会影响腐蚀效果。此外,在导带薄膜和电阻薄膜的侧壁外增设保护层又具有非常高的工艺难度,在实际生产中很难实现。As mentioned in the background art, the resistive film pattern etched by the existing method has a relatively serious erosion phenomenon, resulting in irregular edges of the resistive film lines. The inventor's research found that the main reasons for this problem are (1) the concentration of the corrosive liquid is relatively high and (2) when a certain film is corroded, the side walls of other films will inevitably be exposed to the corrosive liquid. , that is, the side walls of the conductive band film and the resistance film are exposed to the corrosive liquid for a long time. Reducing the concentration of the corrosive liquid will inevitably lead to a reduction in corrosion efficiency and affect the corrosion effect; simply shortening the corrosion time will lead to corrosion residues, which will also affect the corrosion effect. In addition, adding a protective layer outside the side walls of the conduction band film and the resistance film is very difficult to process and is difficult to implement in actual production.

基于此,本发明提供了一种电阻结构及其制作方法,通过调整腐蚀顺序以减少腐蚀次数,从而缩短导带薄膜和电阻薄膜的侧壁接触腐蚀液的时间,以克服现有技术存在的上述问题,具体包括:Based on this, the present invention provides a resistance structure and a manufacturing method thereof. By adjusting the corrosion sequence to reduce the number of corrosions, thereby shortening the time that the side walls of the conductive band film and the resistance film are in contact with the corrosive liquid, to overcome the above-mentioned problems existing in the prior art. Questions, specifically include:

提供待刻蚀制品,待刻蚀制品包括基片以及依次位于基片顶表面上的电阻薄膜和多层导带薄膜,其中该待刻蚀制品具有待形成导带的第一区域和待形成电阻的第二区域;An article to be etched is provided. The article to be etched includes a substrate and a resistive film and a multi-layer conductive band film located sequentially on the top surface of the substrate, wherein the article to be etched has a first region to be formed with a conductive band and a resistor to be formed. the second area;

对多层导带薄膜进行选择性刻蚀,保留第一区域的导带薄膜,去除其他区域的导带薄膜;Selectively etch the multi-layer conduction band film to retain the conduction band film in the first area and remove the conduction band film in other areas;

对电阻薄膜进行选择性刻蚀,保留第二区域的电阻薄膜,去除其他区域的电阻薄膜,形成所需的电阻结构。The resistive film is selectively etched to retain the resistive film in the second area and remove the resistive film in other areas to form the required resistance structure.

本发明提供的电阻结构的制作方法,先对待刻蚀制品表面的多层导带薄膜进行刻蚀,保留待形成导带的第一区域的导带薄膜以及整个电阻薄膜,再对电阻薄膜进行刻蚀,保留待形成电阻的第二区域的电阻薄膜,最终形成所需的电阻结构。与现有技术中的制作方法相比,本发明所提供的电阻结构的制作方法减少了腐蚀次数,有效缩短了导带薄膜及电阻薄膜的侧壁暴露于腐蚀液中的时间,从而改善了电阻薄膜图形的掏蚀现象,使最终获得的电阻结构中电阻薄膜线条边缘更加整齐,从而能够满足精密电阻的要求。The manufacturing method of the resistor structure provided by the present invention first etches the multi-layer conduction band film on the surface of the product to be etched, retains the conduction band film in the first area where the conduction band is to be formed and the entire resistance film, and then etches the resistance film. Erosion, retaining the resistive film in the second area where the resistor is to be formed, and finally forming the desired resistive structure. Compared with the manufacturing methods in the prior art, the manufacturing method of the resistance structure provided by the present invention reduces the number of corrosions, effectively shortens the time that the side walls of the conductive band film and the resistance film are exposed to the corrosive liquid, thereby improving the resistance. The erosion phenomenon of the film pattern makes the edges of the resistive film lines in the final resistor structure more orderly, thereby meeting the requirements of precision resistors.

以上是本发明的核心思想,为使本发明的上述目的、特征和优点能够更加明显易懂,下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述。显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The above is the core idea of the present invention. In order to make the above purposes, features and advantages of the present invention more obvious and easy to understand, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings in the embodiments of the present invention. describe. Obviously, the described embodiments are only some of the embodiments of the present invention, but not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative efforts fall within the scope of protection of the present invention.

本发明实施例提供了一种电阻结构的制作方法,如图5所示,包括:An embodiment of the present invention provides a method for manufacturing a resistor structure, as shown in Figure 5, including:

S101:提供待刻蚀制品,待刻蚀制品包括基片以及依次位于基片顶表面上的电阻薄膜和多层导带薄膜,待刻蚀制品具有待形成导带的第一区域和待形成电阻的第二区域;S101: Provide an article to be etched. The article to be etched includes a substrate and a resistive film and a multi-layer conductive band film located on the top surface of the substrate in sequence. The article to be etched has a first area to be formed with a conductive band and a resistor to be formed. the second area;

如图6所示,待刻蚀制品包括基片20以及依次位于基片20顶表面的电阻薄膜21和至少两层导带薄膜。图7为图6所示的待刻蚀制品的俯视图。如图7所示,待刻蚀制品包括待形成导带的第一区域S1和待形成电阻的第二区域S2。具体而言,导带薄膜具有待形成导带的第一区域S1,电阻薄膜21具有待形成电阻的第二区域S2。进一步地,第一区域S1在基片20上的正投影位于第二区域S2在基片20上的正投影内。本发明实施例中,仅以第二区域S2和第一区域S1为方形区域为例进行说明,但并不仅限于此。As shown in FIG. 6 , the article to be etched includes a substrate 20 and a resistive film 21 and at least two conductive band films located on the top surface of the substrate 20 in sequence. FIG. 7 is a top view of the article to be etched shown in FIG. 6 . As shown in FIG. 7 , the article to be etched includes a first region S1 where a conductive band is to be formed and a second region S2 where a resistor is to be formed. Specifically, the conduction band film has a first region S1 where a conduction band is to be formed, and the resistance film 21 has a second region S2 where a resistance is to be formed. Further, the orthographic projection of the first region S1 on the substrate 20 is located within the orthographic projection of the second region S2 on the substrate 20 . In the embodiment of the present invention, the second area S2 and the first area S1 are square areas as an example for description, but the invention is not limited thereto.

本实施例中,待刻蚀制品具有四层导带薄膜,如图6所示,按照从底至顶的顺序,依次为第一层导带薄膜22、第二层导带薄膜23、第三层导带薄膜24和第四层导带薄膜25。In this embodiment, the article to be etched has four conductive band films, as shown in Figure 6. In order from bottom to top, they are the first conductive band film 22, the second conductive band film 23, the third conductive band film 23, and the conductive band film 22. The first layer of conductive band film 24 and the fourth layer of conductive band film 25.

可选地,基片20为陶瓷基片、微晶玻璃等混合集成电路用基片材质,电阻薄膜21和导带薄膜均为金属材料。其中,电阻薄膜21可以为镍铬或铬硅,导带薄膜可以为Cr、Ni、Cu或Au,其中相邻两层导带薄膜的材质不同。具体可以根据实际功能需要选择适宜的金属材料。Optionally, the substrate 20 is a hybrid integrated circuit substrate material such as a ceramic substrate or crystallized glass, and the resistance film 21 and the conductive band film are both made of metal materials. Among them, the resistance film 21 can be nickel-chromium or chromium-silicon, and the conduction band film can be Cr, Ni, Cu or Au, where the materials of two adjacent conduction band films are different. Specifically, appropriate metal materials can be selected according to actual functional needs.

S102:对多层导带薄膜进行选择性刻蚀,保留第一区域的导带薄膜,去除其他区域的导带薄膜;S102: Selectively etch the multi-layer conduction band film, retain the conduction band film in the first area, and remove the conduction band film in other areas;

本发明一些实施例中,对多层导带薄膜进行选择性刻蚀,包括:In some embodiments of the present invention, selective etching of multi-layer conduction band films includes:

在待刻蚀制品的顶表面上形成第一掩膜层,第一掩膜层覆盖第一区域的导带薄膜、暴露出其他区域的导带薄膜;Forming a first mask layer on the top surface of the product to be etched, the first mask layer covers the conduction band film in the first area and exposes the conduction band film in other areas;

按照由顶至底的顺序,对多层导带薄膜进行依次腐蚀,以暴露出未被第一掩膜层覆盖的电阻薄膜;Etching the multi-layer conduction band films sequentially from top to bottom to expose the resistive film not covered by the first mask layer;

去除第一掩膜层。Remove the first mask layer.

如图8所示,在待刻蚀制品表面形成第一掩膜层26,第一掩膜层26覆盖待形成导带的第一区域的导带薄膜、暴露出其他区域的导带薄膜。可选地,第一掩膜层26为光刻胶层。在待刻蚀制品表面形成第一掩膜层26的过程包括:采用涂覆等工艺,在待刻蚀制品表面形成光刻胶层,然后采用曝光、显影等工艺,使剩余的光刻胶层覆盖待形成导带的第一区域的导带薄膜。As shown in FIG. 8 , a first mask layer 26 is formed on the surface of the product to be etched. The first mask layer 26 covers the conduction band film in the first area where the conduction band is to be formed, and exposes the conduction band film in other areas. Optionally, the first mask layer 26 is a photoresist layer. The process of forming the first mask layer 26 on the surface of the product to be etched includes: using coating and other processes to form a photoresist layer on the surface of the product to be etched, and then using processes such as exposure and development to remove the remaining photoresist layer. A conduction band film covering the first area where the conduction band is to be formed.

待刻蚀制品形成第一掩膜层26之后,按照从顶到底(即图8中从上往下)的顺序,对多层导带薄膜进行依次腐蚀,如图9所示,对待刻蚀制品表面的第四层导带薄膜25、第三层导带薄膜24、第二层导带薄膜23和第一层导带薄膜22分别进行腐蚀,保留第一区域的四层导带薄膜以及所有区域的电阻薄膜21。之后,去除第一掩膜层26。After the first mask layer 26 is formed on the product to be etched, the multi-layer conduction band films are sequentially etched in order from top to bottom (that is, from top to bottom in Figure 8). As shown in Figure 9, the product to be etched is The fourth layer of conduction band film 25, the third layer of conduction band film 24, the second layer of conduction band film 23 and the first layer of conduction band film 22 on the surface are etched respectively, leaving the four layers of conduction band film in the first area and all areas resistive film 21. Afterwards, the first mask layer 26 is removed.

S103:对电阻薄膜进行选择性刻蚀,保留第二区域的电阻薄膜,去除其他区域的电阻薄膜,形成所需的电阻结构。S103: Selectively etch the resistance film, retain the resistance film in the second area, and remove the resistance film in other areas to form the required resistance structure.

本发明一些实施例中,对电阻薄膜进行选择性刻蚀,包括:In some embodiments of the present invention, selective etching of the resistive film includes:

在待刻蚀制品表面形成第二掩膜层,第二掩膜层覆盖第一区域的导带薄膜和第二区域的电阻薄膜,暴露出其他区域的电阻薄膜;A second mask layer is formed on the surface of the product to be etched, and the second mask layer covers the conduction band film in the first area and the resistance film in the second area, exposing the resistance film in other areas;

对未被第二掩膜层覆盖的电阻薄膜进行腐蚀;Etching the resistive film not covered by the second mask layer;

去除第二掩膜层。Remove the second mask layer.

如图10所示,去除第一掩膜层26之后,在待刻蚀制品表面形成第二掩膜层27,第二掩膜层27覆盖步骤S102中保留的四层导带薄膜以及待形成电阻的第二区域的电阻薄膜21。As shown in Figure 10, after removing the first mask layer 26, a second mask layer 27 is formed on the surface of the product to be etched. The second mask layer 27 covers the four conduction band films retained in step S102 and the resistor to be formed. The resistive film 21 in the second area.

可选地,第二掩膜层27为光刻胶层。在待刻蚀制品表面形成第二掩膜层27的步骤,包括在待刻蚀制品表面覆盖光刻胶,然后对其进行曝光、显影,保留位于第一区域的导带薄膜表面和第二区域的电阻薄膜21表面的光刻胶。之后,如图11所示,对电阻薄膜21进行腐蚀,以去除第二掩膜层27暴露出的电阻薄膜21,保留待形成电阻的第二区域的电阻薄膜21和第一区域的四层导带薄膜。之后,去除第二掩膜层27,形成如图12所示的电阻结构。Optionally, the second mask layer 27 is a photoresist layer. The step of forming the second mask layer 27 on the surface of the article to be etched includes covering the surface of the article to be etched with photoresist, and then exposing and developing it to retain the surface of the conduction band film located in the first area and the second area. photoresist on the surface of the resistive film 21. Afterwards, as shown in FIG. 11 , the resistive film 21 is etched to remove the resistive film 21 exposed by the second mask layer 27 , leaving the resistive film 21 in the second region where the resistance is to be formed and the four conductive layers in the first region. With film. Afterwards, the second mask layer 27 is removed to form a resistor structure as shown in FIG. 12 .

需要说明的是,本发明一些实施例中,对多层导带薄膜进行依次腐蚀,包括:将被第一掩膜层覆盖的待刻蚀制品依次浸入与待腐蚀导带薄膜对应的腐蚀液中,对当前的待腐蚀导带薄膜进行腐蚀。It should be noted that in some embodiments of the present invention, sequential etching of multiple layers of conductive band films includes: sequentially immersing the products to be etched covered by the first mask layer into an etching solution corresponding to the conductive band films to be etched. , to etch the current conduction band film to be etched.

本发明一些实施例中,待刻蚀制品包括四层导带薄膜,分别为第一层导带薄膜22至第四层导带薄膜25,第一层导带薄膜22至第四层导带薄膜25依次位于电阻薄膜21表面,则对待刻蚀制品表面的多层导带薄膜依次进行腐蚀包括:In some embodiments of the present invention, the article to be etched includes four layers of conductive band films, namely the first layer of conductive band film 22 to the fourth layer of conductive band film 25, and the first layer of conductive band film 22 to the fourth layer of conductive band film. 25 are located on the surface of the resistive film 21 in sequence, then the multi-layer conductive band films on the surface of the product to be etched are sequentially etched, including:

将待刻蚀制品浸入与第四层导带薄膜25的材料对应的腐蚀液中,以对第四层导带薄膜25进行腐蚀,暴露出未被第一掩膜层26覆盖的第三层导带薄膜24;The article to be etched is immersed in an etching solution corresponding to the material of the fourth conductive band film 25 to etch the fourth conductive band film 25 and expose the third conductive layer not covered by the first mask layer 26 with film 24;

将待刻蚀制品浸入与第三层导带薄膜24的材料对应的腐蚀液中,以对第三层导带薄膜24进行腐蚀,暴露出未被第一掩膜层26覆盖的第二层导带薄膜23;The article to be etched is immersed in an etching solution corresponding to the material of the third conductive band film 24 to etch the third conductive band film 24 and expose the second conductive layer not covered by the first mask layer 26 with film 23;

将待刻蚀制品浸入与第二层导带薄膜23的材料对应的腐蚀液中,以对第二层导带薄膜23进行腐蚀,暴露出未被第一掩膜层26覆盖的第一层导带薄膜22;The article to be etched is immersed in an etching solution corresponding to the material of the second conductive band film 23 to etch the second conductive band film 23 and expose the first conductive layer not covered by the first mask layer 26 With film 22;

将待刻蚀制品浸入与第一层导带薄膜22的材料对应的腐蚀液中,以对第一层导带薄膜22进行腐蚀,暴露出未被第一掩膜层26覆盖的电阻薄膜21。The article to be etched is immersed in an etching solution corresponding to the material of the first conductive band film 22 to etch the first conductive band film 22 and expose the resistive film 21 not covered by the first mask layer 26 .

本发明实施例中,以四层导带薄膜为例,只需对待刻蚀制品进行5次腐蚀,即分别对第一层导带薄膜22至第四层导带薄膜25和电阻薄膜21进行腐蚀;而按照现有技术中的制作方法,先对导带薄膜11、12、13和14进行4次腐蚀,后对导带薄膜11、12、13和14以及电阻薄膜15进行5次腐蚀,共9次腐蚀。因此,与现有技术相比,本发明实施例提供的制作方法大大减少了腐蚀次数,也就显著缩短了导带薄膜以及电阻薄膜21的侧壁暴露于腐蚀液中的时间,进而可以改善电阻薄膜图形的掏蚀现象,提高线条的精度。此外,由于腐蚀次数明显减少,还提高了加工效率,降低了时间成本。In the embodiment of the present invention, taking four layers of conductive band films as an example, the product to be etched only needs to be etched five times, that is, the first conductive band film 22 to the fourth conductive band film 25 and the resistance film 21 are etched respectively. According to the manufacturing method in the prior art, the conductive band films 11, 12, 13 and 14 are first etched four times, and then the conductive band films 11, 12, 13 and 14 and the resistance film 15 are corroded five times, in total. 9 corrosion. Therefore, compared with the prior art, the manufacturing method provided by the embodiment of the present invention greatly reduces the number of etching times, which also significantly shortens the time that the side walls of the conductive band film and the resistance film 21 are exposed to the corrosive liquid, thereby improving the resistance. The erosion phenomenon of film graphics improves the accuracy of lines. In addition, since the number of corrosions is significantly reduced, processing efficiency is improved and time costs are reduced.

本发明的另一些实施例中,如图13所示,导带薄膜还可以为三层,按照由底至顶的顺序,分别为第一层导带薄膜22a至第三层导带薄膜24a,则对待刻蚀制品表面的多层导带薄膜依次进行腐蚀包括:In other embodiments of the present invention, as shown in FIG. 13 , the conductive band film may also have three layers. In order from bottom to top, they are the first layer of conductive band film 22a to the third layer of conductive band film 24a. Then the multi-layer conduction band film on the surface of the product to be etched is etched in sequence, including:

将待刻蚀制品浸入与第三层导带薄膜24a的材料对应的腐蚀液中,以对第三层导带薄膜24a进行腐蚀,暴露出未被第一掩膜层26覆盖的第二层导带薄膜23a;The article to be etched is immersed in an etching solution corresponding to the material of the third conductive band film 24a to etch the third conductive band film 24a and expose the second conductive layer not covered by the first mask layer 26. With film 23a;

将待刻蚀制品浸入与第二层导带薄膜23a的材料对应的腐蚀液中,以对第二层导带薄膜23a进行腐蚀,暴露出未被第一掩膜层26覆盖的第一层导带薄膜22a;The article to be etched is immersed in an etching solution corresponding to the material of the second conductive band film 23a to etch the second conductive band film 23a and expose the first conductive layer not covered by the first mask layer 26. With film 22a;

将待刻蚀制品浸入与第一层导带薄膜22a的材料对应的腐蚀液中,以对第一层导带薄膜22a进行腐蚀,暴露出未被第一掩膜层26覆盖的电阻薄膜21。The article to be etched is immersed in an etching solution corresponding to the material of the first conductive band film 22a to etch the first conductive band film 22a and expose the resistive film 21 not covered by the first mask layer 26.

在此实施例中,只需对待刻蚀制品进行4次腐蚀,即分别对第一层导带薄膜22a至第三层导带薄膜24a和电阻薄膜21进行腐蚀;而对于同样结构的待刻蚀制品,如果采用现有技术,则需要7次腐蚀。相应的,采用本实施例的制作方法,能够缩短导带薄膜以及电阻薄膜21暴露于腐蚀液中的时间,避免出现掏蚀现象,提高线条的精度。In this embodiment, the product to be etched only needs to be etched four times, that is, the first conduction band film 22a to the third conduction band film 24a and the resistance film 21 are etched respectively; while for the products to be etched with the same structure Products, if using existing technology, require 7 corrosion times. Correspondingly, by adopting the manufacturing method of this embodiment, the time that the conductive band film and the resistance film 21 are exposed to the corrosive liquid can be shortened, the erosion phenomenon can be avoided, and the accuracy of the lines can be improved.

本发明的另一些实施例中,如图14所示,导带薄膜还可以为两层,分别为第一层导带薄膜22b和第二层导带薄膜23b,第一层导带薄膜22b位于第二层导带薄膜23b与电阻薄膜21之间,则对待刻蚀制品表面的多层导带薄膜依次进行腐蚀包括:In other embodiments of the present invention, as shown in Figure 14, the conductive band film can also be composed of two layers, namely a first conductive band film 22b and a second conductive band film 23b. The first conductive band film 22b is located on Between the second conductive band film 23b and the resistive film 21, the multi-layer conductive band films on the surface of the product to be etched are sequentially etched, including:

将待刻蚀制品浸入与第二层导带薄膜23b的材料对应的腐蚀液中,以对第二层导带薄膜23b进行腐蚀,暴露出未被第一掩膜层26覆盖的第一层导带薄膜22b;The article to be etched is immersed in an etching solution corresponding to the material of the second conductive band film 23b to etch the second conductive band film 23b and expose the first conductive layer not covered by the first mask layer 26. With film 22b;

将待刻蚀制品浸入与第一层导带薄膜22b的材料对应的腐蚀液中,以对第一层导带薄膜22b进行腐蚀,暴露出未被第一掩膜层26覆盖的电阻薄膜21。The article to be etched is immersed in an etching solution corresponding to the material of the first conductive band film 22 b to etch the first conductive band film 22 b and expose the resistive film 21 not covered by the first mask layer 26 .

在此实施例中,只需对待刻蚀制品进行3次腐蚀,即分别对第一层导带薄膜22b、第二层导带薄膜23b和电阻薄膜21进行腐蚀;而对于同样结构的待刻蚀制品,如果采用现有技术,则需要5次腐蚀。相应的,采用本实施例的制作方法,能够缩短导带薄膜以及电阻薄膜21的侧壁暴露于腐蚀液中的时间,避免出现掏蚀现象,提高线条的精度。In this embodiment, the product to be etched only needs to be etched three times, that is, the first layer of conductive band film 22b, the second layer of conductive band film 23b and the resistance film 21 are etched respectively; while for the product to be etched with the same structure Products, if using existing technology, require 5 corrosion times. Correspondingly, by adopting the manufacturing method of this embodiment, the time during which the side walls of the conductive band film and the resistance film 21 are exposed to the corrosive liquid can be shortened, the erosion phenomenon can be avoided, and the accuracy of the lines can be improved.

本发明实施例中,多层导带薄膜还可以是更多层导带薄膜,在此不再一一赘述。采用本发明实施例提供的制作方法,腐蚀次数为n+1,其中n为导带薄膜的层数;而如果按照现有技术,腐蚀次数为2n+1。所以按照本发明实施例的制作方法,腐蚀次数减少了n次。也就是说,导带薄膜的层数越多,腐蚀次数的减少次数也越多,也就能够相应缩短导带薄膜以及电阻薄膜21的侧壁接触腐蚀液的时间,避免出现掏蚀现象,提高线条的精度。In the embodiment of the present invention, the multi-layer conduction band film may also be more layers of conduction band film, which will not be described in detail here. Using the manufacturing method provided by the embodiment of the present invention, the number of etching times is n+1, where n is the number of layers of the conductive band film; and according to the existing technology, the number of etching times is 2n+1. Therefore, according to the manufacturing method of the embodiment of the present invention, the number of corrosion times is reduced by n times. That is to say, the more layers of the conductive band film, the more the number of corrosion times is reduced, which can correspondingly shorten the time that the side walls of the conductive band film and the resistance film 21 are in contact with the corrosive liquid, avoid the phenomenon of erosion, and improve Line precision.

本发明实施例还提供了一种电阻结构,该电阻结构采用上述任一实施例提供的制作方法制得。Embodiments of the present invention also provide a resistance structure, which is manufactured by using the manufacturing method provided in any of the above embodiments.

本发明一些实施例中,如图11所示,电阻结构包括基片20以及依次位于基片20表面的电阻薄膜21和多层导带薄膜,其中,电阻薄膜21位于第二区域,导带薄膜位于第一区域,且多层导带薄膜构成电阻薄膜21的电极,实现电阻薄膜21与外部电路的电连接。In some embodiments of the present invention, as shown in Figure 11, the resistance structure includes a substrate 20, a resistance film 21 and a multi-layer conduction band film located on the surface of the substrate 20 in sequence, wherein the resistance film 21 is located in the second area, and the conduction band film Located in the first area, the multi-layer conductive film forms the electrode of the resistive film 21 to realize the electrical connection between the resistive film 21 and the external circuit.

图11所示的结构中,仅以多层导带薄膜包括四层导带薄膜,即第一层导带薄膜22、第二层导带薄膜23、第三层导带薄膜24和第四层导带薄膜25为例进行说明,并不仅限于此。在其他实施例中,如图13所示,多层导带薄膜还可以包括三层导带薄膜;如图14所示,多层导带薄膜还可以包括两层导带薄膜,在此不再一一赘述。In the structure shown in Figure 11, the multi-layer conductive film only includes four conductive films, namely the first conductive film 22, the second conductive film 23, the third conductive film 24 and the fourth conductive film. The conductive band film 25 will be described as an example, but the invention is not limited to this. In other embodiments, as shown in Figure 13, the multi-layer conductive tape film can also include three layers of conductive tape films; as shown in Figure 14, the multi-layer conductive tape film can also include two layers of conductive tape films, which will not be repeated here. Let’s go over them one by one.

本发明所提供的电阻结构及其制作方法,先对待刻蚀制品表面的多层导带薄膜进行刻蚀,保留待形成导带的第一区域的导带薄膜以及电阻薄膜,再对电阻薄膜进行刻蚀,保留待形成电阻的第二区域的电阻薄膜,最终形成所需的电阻结构,与现有技术中的制作方法相比,本发明所提供的电阻结构的制作方法减少了腐蚀次数,缩短了导带薄膜以及电阻薄膜的侧壁与腐蚀液接触的时间,改善了电阻薄膜图形的掏蚀现象,解决了电阻薄膜线条边缘不整齐的问题,使最终获得的电阻结构的性能得以提升,从而能够满足精密电阻的要求。In the resistance structure and its manufacturing method provided by the present invention, the multi-layer conduction band film on the surface of the product to be etched is first etched, the conduction band film and the resistance film in the first area to be formed into the conduction band are retained, and then the resistance film is etched. Etching, retaining the resistive film in the second area where the resistor is to be formed, and finally forming the required resistive structure. Compared with the manufacturing methods in the prior art, the manufacturing method of the resistive structure provided by the present invention reduces the number of etching times and shortens the time of etching. It shortens the contact time between the conductive band film and the side wall of the resistive film and the corrosive liquid, improves the erosion phenomenon of the resistive film pattern, solves the problem of uneven edges of the resistive film lines, and improves the performance of the final resistive structure. Can meet the requirements of precision resistors.

本说明书中各个实施例采用递进的方式描述,每个实施例重点说明的都是与其他实施例的不同之处,各个实施例之间相同相似部分互相参见即可。对所公开的实施例的上述说明,使本领域专业技术人员能够实现或使用本发明。对这些实施例的多种修改对本领域的专业技术人员来说将是显而易见的,本文中所定义的一般原理可以在不脱离本发明的精神或范围的情况下,在其它实施例中实现。因此,本发明将不会被限制于本文所示的这些实施例,而是要符合与本文所公开的原理和新颖特点相一致的最宽的范围。Each embodiment in this specification is described in a progressive manner. Each embodiment focuses on its differences from other embodiments. The same and similar parts between the various embodiments can be referred to each other. The above description of the disclosed embodiments enables those skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be practiced in other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (9)

1.一种电阻结构的制作方法,其特征在于,包括:1. A method of manufacturing a resistor structure, characterized by comprising: 提供待刻蚀制品,所述待刻蚀制品包括基片以及依次位于所述基片顶表面上的电阻薄膜和多层导带薄膜,所述待刻蚀制品中,所述导带薄膜具有对应形成导带的第一区域,所述电阻薄膜具有对应形成电阻的第二区域,所述第一区域在所述基片上的正投影位于所述第二区域在所述基片上的正投影内;An article to be etched is provided. The article to be etched includes a substrate and a resistive film and a multi-layer conductive band film located on the top surface of the substrate in sequence. In the article to be etched, the conductive band film has a corresponding A first region forming a conduction band, the resistive film having a second region corresponding to the formation of resistance, the orthographic projection of the first region on the substrate being located within the orthographic projection of the second region on the substrate; 对所述多层导带薄膜进行选择性刻蚀,保留所述第一区域的导带薄膜,去除其他区域的导带薄膜;Selectively etching the multi-layer conduction band film to retain the conduction band film in the first region and remove the conduction band film in other regions; 对所述电阻薄膜进行选择性刻蚀,保留所述第二区域的电阻薄膜,去除其他区域的电阻薄膜,形成所需的电阻结构;Selectively etch the resistive film, retain the resistive film in the second region, and remove the resistive film in other regions to form the required resistive structure; 其中,对所述多层导带薄膜进行选择性刻蚀,包括:Wherein, selective etching of the multi-layer conduction band film includes: 在所述待刻蚀制品的顶表面上形成第一掩膜层,所述第一掩膜层覆盖所述第一区域的导带薄膜、暴露出其他区域的导带薄膜;Forming a first mask layer on the top surface of the article to be etched, the first mask layer covering the conduction band film in the first area and exposing the conduction band film in other areas; 按照由顶至底的顺序,对所述多层导带薄膜进行依次腐蚀,直至暴露出未被所述第一掩膜层覆盖的电阻薄膜;Etching the multi-layer conductive band film sequentially from top to bottom until the resistive film not covered by the first mask layer is exposed; 去除所述第一掩膜层。Remove the first mask layer. 2.根据权利要求1所述的制作方法,其特征在于,对所述多层导带薄膜进行依次腐蚀,包括:2. The manufacturing method according to claim 1, characterized in that sequentially etching the multi-layer conductive band films includes: 将被所述第一掩膜层覆盖的待刻蚀制品依次浸入与待腐蚀导带薄膜对应的腐蚀液中,对当前的待腐蚀导带薄膜进行腐蚀。The article to be etched covered by the first mask layer is sequentially immersed in an etching liquid corresponding to the conductive band film to be etched, and the current conductive band film to be etched is etched. 3.根据权利要求1或2所述的制作方法,其特征在于,所述第一掩膜层为光刻胶层。3. The manufacturing method according to claim 1 or 2, characterized in that the first mask layer is a photoresist layer. 4.根据权利要求1所述的制作方法,其特征在于,对所述电阻薄膜进行选择性刻蚀,包括:4. The manufacturing method according to claim 1, characterized in that selective etching of the resistive film includes: 在所述待刻蚀制品表面形成第二掩膜层,所述第二掩膜层覆盖所述第一区域的导带薄膜和所述第二区域的电阻薄膜,暴露出其他区域的电阻薄膜;A second mask layer is formed on the surface of the article to be etched, and the second mask layer covers the conduction band film in the first area and the resistance film in the second area, exposing the resistance films in other areas; 对未被所述第二掩膜层覆盖的电阻薄膜进行腐蚀;Etching the resistive film not covered by the second mask layer; 去除所述第二掩膜层。Remove the second mask layer. 5.根据权利要求4所述的制作方法,其特征在于,所述第二掩膜层为光刻胶层。5. The manufacturing method according to claim 4, wherein the second mask layer is a photoresist layer. 6.根据权利要求1或2所述的制作方法,其特征在于,所述导带薄膜为两层至四层。6. The manufacturing method according to claim 1 or 2, characterized in that the conductive band film has two to four layers. 7.根据权利要求6所述的制作方法,其特征在于,所述导带薄膜的材质为Cr、Ni、Cu或Au,相邻两层导带薄膜的材质不同。7. The manufacturing method according to claim 6, wherein the conduction band film is made of Cr, Ni, Cu or Au, and the materials of two adjacent conduction band films are different. 8.根据权利要求1-2、4-5任一项所述的制作方法,其特征在于,所述基片的材质为陶瓷或微晶玻璃;所述电阻薄膜为镍铬或铬硅。8. The production method according to any one of claims 1-2 and 4-5, characterized in that the material of the substrate is ceramic or crystallized glass; the resistive film is made of nickel-chromium or chromium-silicon. 9.一种电阻结构,其特征在于,是采用权利要求1-8任一项所述的制作方法制得。9. A resistance structure, characterized in that it is produced by the manufacturing method according to any one of claims 1-8.
CN202011085858.4A 2020-10-12 2020-10-12 Resistor structure and production method thereof Active CN112186103B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011085858.4A CN112186103B (en) 2020-10-12 2020-10-12 Resistor structure and production method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011085858.4A CN112186103B (en) 2020-10-12 2020-10-12 Resistor structure and production method thereof

Publications (2)

Publication Number Publication Date
CN112186103A CN112186103A (en) 2021-01-05
CN112186103B true CN112186103B (en) 2024-03-19

Family

ID=73949463

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011085858.4A Active CN112186103B (en) 2020-10-12 2020-10-12 Resistor structure and production method thereof

Country Status (1)

Country Link
CN (1) CN112186103B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634159A (en) * 1969-06-20 1972-01-11 Decca Ltd Electrical circuits assemblies
US3996551A (en) * 1975-10-20 1976-12-07 The United States Of America As Represented By The Secretary Of The Navy Chromium-silicon oxide thin film resistors
JPH04206505A (en) * 1990-11-30 1992-07-28 Hitachi Ltd Formation of thin film resistance element
CN101998770A (en) * 2009-08-17 2011-03-30 健鼎(无锡)电子有限公司 Method for manufacturing etched film resistance circuit board manufacturing method
CN102117670A (en) * 2009-10-29 2011-07-06 住友金属矿山株式会社 Resistor material, sputtering target for forming resistive thin film, resistive thin film, thin film resistor and method of producing the same
CN103025057A (en) * 2011-09-22 2013-04-03 日本特殊陶业株式会社 Wiring substrate and method of manufacturing the same
CN107742607A (en) * 2017-08-31 2018-02-27 重庆中科渝芯电子有限公司 A method of making thin film resistors by ICP dry etching
TWI705462B (en) * 2019-12-18 2020-09-21 光頡科技股份有限公司 Thin film resistor element and manufacturing method thereof

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634159A (en) * 1969-06-20 1972-01-11 Decca Ltd Electrical circuits assemblies
US3996551A (en) * 1975-10-20 1976-12-07 The United States Of America As Represented By The Secretary Of The Navy Chromium-silicon oxide thin film resistors
JPH04206505A (en) * 1990-11-30 1992-07-28 Hitachi Ltd Formation of thin film resistance element
CN101998770A (en) * 2009-08-17 2011-03-30 健鼎(无锡)电子有限公司 Method for manufacturing etched film resistance circuit board manufacturing method
CN102117670A (en) * 2009-10-29 2011-07-06 住友金属矿山株式会社 Resistor material, sputtering target for forming resistive thin film, resistive thin film, thin film resistor and method of producing the same
CN103025057A (en) * 2011-09-22 2013-04-03 日本特殊陶业株式会社 Wiring substrate and method of manufacturing the same
CN107742607A (en) * 2017-08-31 2018-02-27 重庆中科渝芯电子有限公司 A method of making thin film resistors by ICP dry etching
TWI705462B (en) * 2019-12-18 2020-09-21 光頡科技股份有限公司 Thin film resistor element and manufacturing method thereof

Also Published As

Publication number Publication date
CN112186103A (en) 2021-01-05

Similar Documents

Publication Publication Date Title
CN112768478B (en) Display panel and manufacturing method thereof
JP2011109056A (en) Method of manufacturing ceramic substrate
CN112186103B (en) Resistor structure and production method thereof
JP4984855B2 (en) Thin film chip resistor, thin film chip capacitor, and thin film chip inductor manufacturing method
TW200537999A (en) Fabrication method of a printed circuit board
TWI608528B (en) Touch electrode substrate structure and manufacturing method thereof
CN108551725B (en) Method for electroplating nickel and gold on printed circuit board circuit and printed circuit board circuit thereof
CN110246639A (en) Copper foil resistance and the board structure of circuit with the copper foil resistance
CN105655293A (en) Array substrate, manufacturing method thereof and display device
TW200534296A (en) Method of making thin-film chip resistor
JP2008171853A (en) Process for manufacturing electronic component and electronic component
TW201310770A (en) Portable electronic device and antenna structure and antenna producing process thereof
JP2011114194A (en) Method of forming transparent electrode pattern
JP2003330161A (en) Manufacturing method of electronic part and electronic part using the manufacturing method
KR101186697B1 (en) Method for forming plating pattern on semiconductor and semiconductor manufactured by the same
CN110993621A (en) Array substrate and manufacturing method thereof
TWI809738B (en) Current sensing resistors and method of manufacturing the same
KR20040057789A (en) Semiconductor device
CN103354702A (en) Microwave circuit board manufacturing method and circuit board prepared by the method
CN110856359B (en) A kind of semi-subtractive method high-precision etching method
JPH05259615A (en) Formation of circuit conductor
JP2007116149A (en) Electronic interconnection and method of fabricating the same
KR100561048B1 (en) Method of forming three-dimensional metal structure
CN105792509A (en) Manufacturing method of impedance line, impedance line and circuit board
JP2005223272A (en) Method for producing thin-film chip resistor

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant