Nothing Special   »   [go: up one dir, main page]

CN1147774C - Computer device and its change method from power economizing mode into operation mode - Google Patents

Computer device and its change method from power economizing mode into operation mode

Info

Publication number
CN1147774C
CN1147774C CNB981201881A CN98120188A CN1147774C CN 1147774 C CN1147774 C CN 1147774C CN B981201881 A CNB981201881 A CN B981201881A CN 98120188 A CN98120188 A CN 98120188A CN 1147774 C CN1147774 C CN 1147774C
Authority
CN
China
Prior art keywords
peripheral device
data
group
look
computer apparatus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNB981201881A
Other languages
Chinese (zh)
Other versions
CN1252546A (en
Inventor
李怡娴
杨金良
廖世宏
杨修宗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wistron Corp
Acer Inc
Original Assignee
Wistron Corp
Acer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wistron Corp, Acer Inc filed Critical Wistron Corp
Priority to CNB981201881A priority Critical patent/CN1147774C/en
Publication of CN1252546A publication Critical patent/CN1252546A/en
Application granted granted Critical
Publication of CN1147774C publication Critical patent/CN1147774C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Power Sources (AREA)

Abstract

The present invention relates to a computer device and a method for making the computer device enter an operating mode from an electricity saving mode. The computer device comprises a central processing unit, a chipset and a memory, wherein the chipset is provided with a main control unit, and the memory is provided with a peripheral device data block. The method comprises the steps that the chipset periodically sends out an interruption signal to the central processing unit; whether the interruption signal is sent out by the main control unit is judged; if the interruption signal is not sent out by the main control unit, the computer device is operated to enter the operating mode; if the interruption signal is sent out by the main control unit, whether a peripheral device writes data into the peripheral device data block is checked; if the data is written into the peripheral device data block, a computer system is operated to enter the operating mode.

Description

Computer apparatus and enter the method for operating mode by battery saving mode
The present invention relates to a kind of power saving computer apparatus, particularly a kind of computer apparatus and enter the method for operating mode by battery saving mode.
The standard that connects the system bus of peripheral device at present has USB (Universal SerialBus), SSA, Fire Wire standards such as (IEEE 1394).That be usually used in PC at present is USB, or is called universal series bus standard.Universal series bus standard makes computer can connect various peripheral devices easily.When computer installs peripheral device additional now, normally after revising the operation default, must restart operating system, new setting is come into force.And because the expansion slot on the computer motherboard is limited, the peripheral equipment number that computer can install additional is also restricted.This is quite inconvenient for the user.The USB standard can be improved aforesaid drawbacks, and the attachable peripheral equipment number of computer is increased, and also can under the situation that computer does not shut down peripheral equipment be installed, and can use after installing, and must not restart operating system.Indication USB standard is Universal Serial Bus Specification (Revision1.0) herein.
In the following description, can cooperate the computer of USB interface standard to be called for short the USB computer, can cooperate the peripheral device of USB interface standard to be called for short the USB device, universal serial bus is called for short serial bus.Each USB device is connected in series with the four-core line, and wherein four connecting lines have two to be power lead, and two is data line.The USB computer is provided with a USB main control unit (HostController), as the usefulness of each USB device of control.USB is to use level shape bus structure, and bus-structured root level is by the USB main control unit, and each level of all the other of bus is made up of device maincenter (USB HUB) and peripheral device; The device maincenter can be connected to the device maincenter or the peripheral device of a time level again, makes several peripheral devices become dendroid to distribute and is serially connected; So several peripheral devices are connected in computer apparatus by this connecting interface.The USB main control unit can connect several USB device maincenters, and the device maincenter can connect several device maincenters and USB device again.Operating system is done data access by the USB main control unit to each USB device, also by the USB main control unit USB device is done setting.The USB main control unit is in charge of the power supply of USB device simultaneously and is supplied with, and the use right of priority of decision USB device.
Transmit information in packet (package) mode between USB main control unit and the USB device.The kind of package is divided into three kinds of signal package (token packet), data packet (datapacket), response packet (handshake packet) etc.The direction that signal package determination data transmits (the USB main control unit passes toward peripheral device, peripheral device and passes toward USB main control unit or transmitted in both directions); The data packet content comprises actual data; Response packet is then sent by an end of receiving data, and expression has received data, and perhaps data are wrong must retransfer.Each USB device connects in the serial connection mode, and the package that the USB main control unit sends can be sent to each peripheral device that is connected on the USB.The USB device that is connected on the serial bus respectively has its particular address, after the USB device is received the signal package, whether the address in the meeting explanation signal package matches with the address of itself, if coincide, data in the then subsequent interpret data package, it is whether complete to inform the data Data Receiving to send a response packet after receiving again.If the USB device is separated the address that translates and misfitted, it is not to send at this USB device that expression this time transmits data, can ignore this data packet.
The USB device that can be connected on the serial bus has a variety of: as keyboard, Venier controller, rocking bar, printer, scanning machine, digital camera or the like.The USB main control unit can constantly be inquired (polling) to the USB device, to detect number and the kind that is connected USB device on the serial bus at present.When universal serial bus is gone up in a new USB device connection, after this USB device is received the interrogating signal of USB main control unit, its kind class identification number can be passed to the USB main control unit, specify an address to the USB device by the USB main control unit.Then this USB device can be deposited in its pairing address code in the package when transmitting package, and so USB main control unit or other USB devices promptly judge that with this address code this package is sent by that USB device when receiving this package.
Use the USB standard that aforesaid advantage is arranged, but when computer apparatus enters battery saving mode, problem can take place.For making the USB device be connected or to separate with computer system at any time, the USB main control unit must constantly be informed the operating system state of each USB device at present.With existing computer system and can't inquire that initiatively the USB main control unit obtains the status data of USB device by CPU (central processing unit) (CPU), make second wafer set send look-at-me but constantly send signal to CPU (central processing unit) by the USB main control unit, by CPU (central processing unit) the USB main control unit is inquired again, to know the state of each USB device.It is after computer apparatus enters battery saving mode that this way produces a problem, and second wafer set is still constantly sent look-at-me and given CPU (central processing unit), wakes whole computer apparatus up, so that can't maintain the battery saving mode state.
It is when the USB computer enters battery saving mode the USB function to be cancelled that a kind of way is arranged, and so the USB main control unit just can periodically not send look-at-me to CPU (central processing unit); Just can without reason computer apparatus not waken up yet.But this shortcoming is after the USB function cancellation, and computer apparatus just can't be by the USB device state of resuming work.In other words, if computer apparatus uses the USB keyboard, then just enter behind the battery saving mode can't be by keyboard with the computer state that resumes operation for computer.
The objective of the invention is to improve above-mentioned shortcoming, provide a kind of when computer is in battery saving mode, can make the computer system of its pattern that resumes operation by the USB device.
Purpose of the present invention two when providing a kind of computer to enter battery saving mode, can make the method for its pattern that resumes operation by the USB device.
Three of purpose of the present invention is to make the computer apparatus that enters battery saving mode to avoid causing leaving battery saving mode because of the invalid signals of USB device, enters the method for normal operation pattern.
For achieving the above object, the present invention takes following measure:
After computer apparatus of the present invention enters battery saving mode, computer apparatus is resumed work, leave battery saving mode.
Method of the present invention is after computer enters battery saving mode, when CPU (central processing unit) receives the look-at-me that the USB main control unit sends, judges by bios software whether this look-at-me is effective, whether computer apparatus is replied the normal operation pattern with decision.This kind mode only CPU (central processing unit) is replied the normal operation pattern when carrying out bios program, and the computer apparatus remainder still maintains battery saving mode, like this, still plays province's electro ultrafiltration.
Concrete device and method of the present invention is as follows:
A kind of computer apparatus with electricity-saving function of the present invention comprises peripheral device and external bus, and first group of peripheral device is electrically connected on computer apparatus by external bus, it is characterized in that, comprising:
One CPU (central processing unit);
A machine bus;
One wafer set is electrically connected on CPU (central processing unit) by this machine bus, and wafer set comprises a main control unit, and main control unit is in order to coordinate the data transmission between CPU (central processing unit) and the first group of peripheral device;
One memory cell is electrically connected on wafer set, and in order to stocking system management interrupt program, memory cell comprises one group of peripheral device block, in order to store the data that transmit between first group of peripheral device and CPU (central processing unit);
One Power Management Unit is electrically connected on wafer set; And
One second group of peripheral device is electrically connected on Power Management Unit;
Described CPU (central processing unit) stops the power supply supply to second group of peripheral device after entering battery saving mode, then in response in a look-at-me executive system management interrupt program, the system management interrupt program may further comprise the steps:
(1) judges whether look-at-me is sent by main control unit;
(2) when look-at-me be not when being sent by main control unit, power supply to the second group peripheral device;
(3) when look-at-me is sent by main control unit, judge then whether first group of peripheral device transmits valid data to the peripheral device block;
(4) when transmitting valid data to the peripheral device block, then power supply to the second group peripheral device, and ends with system management interrupt program;
(5) when no valid data write the peripheral device block, then make computer apparatus maintain battery saving mode.
A kind of computer apparatus of the present invention enters the method for operating mode by battery saving mode, it is characterized in that, may further comprise the steps:
(a) in response in the triggering of described main control unit, described wafer set is periodically sent a look-at-me to CPU (central processing unit);
(b) in response in look-at-me, judge whether look-at-me is sent by main control unit;
(c) if look-at-me is not to be sent by main control unit, then make computer apparatus enter operating mode;
(d) whether if look-at-me is to be sent by main control unit, then checking has peripheral device that data are write described peripheral device block;
(e) if no datat writes the peripheral device block, then make computer apparatus continue to maintain battery saving mode;
(f) if there are data to write the peripheral device block, then make computer apparatus enter operating mode.
Description of drawings:
Fig. 1 is the circuit block diagram of first embodiment of computer apparatus of the present invention.
Fig. 2 is the circuit block diagram of the preferred embodiment of computer apparatus of the present invention.
Fig. 3 is the synoptic diagram of usb data structure.
Fig. 4 is the workflow synoptic diagram of preferred embodiment of the present invention.
Reaching embodiment in conjunction with the accompanying drawings is described in detail as follows feature of the present invention:
First embodiment of the invention as shown in Figure 1, tool electricity-saving function of the present invention and possess the computer 100 that connects several peripheral devices with bus and mainly comprise a CPU (central processing unit) 102, one first wafer set 104, a random access memory (RAM) 106, a testing fixture 108, one second wafer set 110, a vga controller 114, an I/O controller 116, a ROM (read-only memory) (ROM) 126, a pci bus 206 and an isa bus 208.This computer apparatus is to cooperate uses such as a traditional data machine 118, a traditional magnetic disk machine 120, a USB keyboard 122, one the 2nd USB device 124 and USB device maincenter 128.
CPU (central processing unit) 102 is connected with first wafer set 104 by a machine bus (LocalBus) as Intel Pentium CPU; First wafer set 104 is in order to control random access memory 106, and device and the data access of control linkage on pci bus 206.Second wafer set 110 is electrically connected on pci bus 206 and isa bus 208, as the bridge between this two bus, in order to the peripheral device that is connected on the isa bus is carried out data access.Vga controller 114 is electrically connected on the pci bus, in order to connect screen display device.ROM (read-only memory) 126 is connected in isa bus and I/O controller, deposits bios program (basic output/input system program) etc.I/O controller 116 is electrically connected on isa bus 208, in order to be electrically connected traditional peripheral device (non-USB device) as traditional data machine 118, traditional disk drives 120 etc.
Second wafer set 110 comprises a USB main control unit 112, and USB main control unit 112 is in order to control each USB device.USB main control unit 112 is electrically connected to USB device maincenter 128 by bus D_1; USB device maincenter 128 is electrically connected to USB keyboard 122 by bus D_2; USB device maincenter 128 is electrically connected to the 2nd USB device 124 by bus D_3.Bus D_1, D_2, D_3 etc. are collectively referred to as usb bus.Bus D_1, D_2, D_3 are the four-core connecting line.During actual the use, the user can be installed the USB device according to need additional, is connected to USB device maincenter 128; USB device maincenter 128 also can connect other USB device maincenters again, to connect more USB device; Like this, all USB devices are branch difference shape and distribute and to be connected in series.
Bus D_4 is electrically connected to bus D-1 and testing fixture 108, and testing fixture 108 is by the look-at-me of data line INT_1 reception from second wafer set 110; After testing fixture 108 receives look-at-me, can judge whether the signal on the bus D_4 is effective, if effectively, then testing fixture 108 can transmit a SMI# look-at-me to CPU (central processing unit) 102 by signal wire 224, start relevant secondary program, make computer system leave battery saving mode, enter operating mode.
Testing fixture 108 be used to judge the USB device on the D_1 bus signal waveform and whether the look-at-me that determines second wafer set to send effective.With the USB keyboard is example, no matter whether the user presses keyboard, the USB keyboard all can feed signals to bus D_1.But the signal waveform of being sent when the user presses keyboard is different with the signal waveform that does not press keyboard and sent.Can judge by testing fixture 108 which kind of waveform is the signal waveform on the D_1 be, whether effective with the look-at-me that determines second wafer set to send.
Preferred embodiment of the present invention as shown in Figure 2, wherein the difference of the preferred embodiment and first embodiment is that preferred embodiment there is no testing fixture, the look-at-me that second wafer set is sent is directly delivered to CPU (central processing unit), whether effectively to judge look-at-me by program.
As shown in Figure 2, computer apparatus 300 comprises a CPU (central processing unit) 302, one first wafer set 304, a memory RAM 306, one second wafer set 310, a storer ROM312, a vga controller 314 and an I/O controller 316.Computer apparatus 300 cooperates first group of peripheral device, second group of peripheral device and a USB device maincenter 322 to use.First group of peripheral device comprises a USB keyboard 324 and a USB Venier controller 326; Second group of peripheral device comprises a Winchester disk drive 330, a traditional data machine 318, one traditional floppy drive 320 etc.Second group of peripheral device claims power consumer apparatus again.
CPU (central processing unit) 302 is connected with first wafer set 304 by a machine bus (Local Bus); First wafer set, 304 control ram sets 306 and other are electrically connected on the device on the PCIBus; Second wafer set 310 is electrically connected on PCI Bus and ISA Bus, as the signal bridge of the two; Vga controller 314 is electrically connected on PCI Bus; ROM device 312 is electrically connected on ISA Bus and I/O controller 316.I/O controller 316 is electrically connected on ISABus, has multiple control function, it comprises modem controller, disk drive controller, keyboard controller, Venier controller etc., in order to connecting traditional peripheral device such as traditional data machine 318, traditional magnetic disk machine 320, and conventional keyboard, traditional Venier controller etc.Winchester disk drive 330 is electrically connected on second wafer set 310.
Second wafer set 310 comprises a USB main control unit 328, and USB main control unit 328 is in order to control each USB device.USB main control unit 328 is electrically connected to USB device maincenter 322 by bus D_1; USB device maincenter 322 is electrically connected to USB keyboard 324 by bus D_2; USB device maincenter 322 is electrically connected to USB Venier controller 326 by data bus D_3.In fact the user can be installed the USB device according to need additional, is electrically connected on USB device maincenter 322; USB device maincenter 322 also can connect other USB device maincenters again, to connect more USB devices; So being the distribution of branch difference shape is connected in series.
First wafer set 304 comprises a power management modules, when responsible computer apparatus 300 enters battery saving mode, and enters the pattern relevant action.When computer 300 enters battery saving mode, will reduce or cut off power supply supply second group of peripheral device.First wafer set 304 also can be made as battery saving mode with USB device maincenter and second group of peripheral device etc. by USB main control unit 328, to reduce its electrical source consumption.CPU (central processing unit) 302, first wafer set 304, second wafer set 310 itself also can be set at battery saving mode, and closed portion circuit or reduction action clock pulse are to reduce power consumption.
USB main control unit 328 is periodically delivered to CPU (central processing unit) 302 with the SMI# signal by signal wire 330, makes CPU (central processing unit) 302 state of inquiry USB device regularly.USB main control unit 328 also can send the IRQ# look-at-me, and sends out SMI# or IRQ# is by program setting actually.USB main control unit 328 comprises a USB HC working storage (Host Controller Register).When USB main control unit 328 sends the SMI# signal, USB HC working storage can be set at " 1 ".When CPU (central processing unit) 302 is received a SMI# signal, carry out a system management interrupt program (SMI Handler).Whether the system management interrupt program is triggered by USB main control unit 328 or is triggered by other devices to judge a SMI# by the value that reads USB HC working storage.The system management interrupt program is the part of BIOS, is stored in ROM device 312, is written in the ram set 306 after computer 300 starts.Ram set 306 is deposited USB keyboard data structure (datastructure) 502a and USB Venier controller data structure 502b, uses as the related data of depositing USB keyboard 324 and USB Venier controller 326.
As shown in Figure 3, the data structure 502a of USB keyboard comprises index 504a and flag value 506a.USB keyboard data structure 502a still comprises other relevant steering orders (as the state of USB device, the direction of data transmission etc.).Index a 504 (pointer) points to the group of addresses of depositing usb data a, and (be called for short the data address group a), usb data a is the data of USB keyboard and 302 transmission of CPU (central processing unit).Flag value a 506a writes the storer of data address group a correspondence in order to judge whether data.If there are data to write the pairing storer of data address group a, then flag value a 506a will be set to " 0 ", otherwise flag value a 506a is " 1 ".Same, the data structure 502b of USB Venier controller comprises index 504b and flag value 506b.Index b 504b points to the group of addresses (being called for short data address group b) of depositing usb data b, and usb data b is the data of USB Venier controller and 302 transmission of CPU (central processing unit).Flag value b 506b writes the storer of data address group b correspondence in order to judge whether data.If there are data to write the pairing storer of data address group b, then flag value b 506a will be set to " 0 ", otherwise be set at " 1 ".If the user is installed a USB device additional, then system program or driver can increase by a usb data structure again.Each usb data structure is corresponding to a USB device, and different USB devices is corresponding to different usb data structures.
Do not supporting in the computer apparatus of USB keyboard, keyboard controller can triggering second wafer set 310 make it send IRQ1# to CPU (central processing unit) after receiving data in the past.Send SMI# when in the present embodiment, the system management interrupt program has been set at keyboard data with second wafer set 310.Same, the system management interrupt program setting makes second wafer set 310 when Venier controller receives data, sends the SMI# signal to CPU (central processing unit).The system management interrupt program implementation must cooperate hardware device, wherein the computer apparatus 300 front and back flow process that enters battery saving mode and enter pattern as shown in Figure 4, its step is described in detail as follows:
Step 402: computer apparatus 300 enters battery saving mode.
Step 404: stop CPU (central processing unit) 302 inner clock pulses,
Step 406: judged whether that the SMI# signal sends CPU (central processing unit) 302 to? when CPU (central processing unit) 302 enters battery saving mode, if do not receive the SMI# signal, CPU (central processing unit) 302 can maintain battery saving mode, when receiving the SMI# signal, CPU (central processing unit) 302 can be left battery saving mode, enters pattern and executive system management interrupt program.
Step 408: judge that this SMI# signal is USB SMI#? is judgment mode to check that the value of the USB HC working storage of USB main control unit 328 is to be " 1 " or " 0 "? " if 0 ", then this SMI# signal is not a USB SMI# signal, may be sent by other devices, therefore jump to step 410, make computer apparatus 302 leave battery saving mode, enter pattern.If USB HC working storage value then skips to step 414 for " 1 ".
Does step 414: checking have the USB keyboard data? its mode is the flag value a 506a of the USB keyboard data structure 502a of inspection USB keyboard 324 correspondences, sees that flag value a 506a still is " 1 " for " 0 "." if 0 ", expression has data, check further that then index a 504a usb data a 508a pointed is null value (being that numerical value is zero)? if not null value then skips to step 416; If usb data a 508a is null value (expression invalid data), or flag value a 506a is " 1 " (expression no datat), then skips to step 422.
Step 416: usb data a 508a is sent to keyboard controller in the I/O controller 316.Such way is compatible in order and not support the USB functional programs in the past, makes old program also can read the data of USB keyboard.
Step 418: after keyboard controller receives data, trigger making second wafer set 310 send the SMI# signal to CPU (central processing unit) 302.This moment, the SMI# signal was not a USB SMI# signal, therefore skipped to step 410 by step 408, made computer leave battery saving mode, entered pattern.
Step 422: judge to have or not effective USB Venier controller data? if no datat, rebound step 404 if data are arranged, skips to step 424.
Step 424: USB Venier controller data are delivered to controller, skip to step 418, make second wafer set send the SMI# signal, follow step 406, step 408, step 410 and make computer apparatus leave battery saving mode, enter pattern.
In a second embodiment, use existing on the market wafer set device to finish.The invention provides a new software BIOS flow process and reach and make the USB computer can enter battery saving mode, can the USB computer be recovered by the USB device again simultaneously, jump out of battery saving mode, enter the regular event pattern.
The present invention compared with prior art has following effect:
Because the present invention utilizes the electricity-saving mode management program, can be under the battery saving mode state, can cause computer to enter the normal operation pattern by the triggering of peripheral device, make the computer apparatus power consumption still less.
More than employed embodiment be in order to set forth the specific practice that the present invention checks USB main control unit look-at-me.Person skilled in the art scholar can replace by the peer to peer technology circuit under the situation that does not break away from the present invention's design.But this replacement also should belong to protection scope of the present invention.

Claims (28)

1, a kind of computer apparatus with electricity-saving function comprises peripheral device and external bus, and first group of peripheral device is electrically connected on computer apparatus by external bus, it is characterized in that, comprising:
One CPU (central processing unit);
A machine bus;
One wafer set is electrically connected on CPU (central processing unit) by this machine bus, and wafer set comprises a main control unit, and main control unit is in order to coordinate the data transmission between CPU (central processing unit) and the first group of peripheral device;
One memory cell is electrically connected on wafer set, and in order to stocking system management interrupt program, memory cell comprises one group of peripheral device block, in order to store the data that transmit between first group of peripheral device and CPU (central processing unit);
One Power Management Unit is electrically connected on wafer set; And
One second group of peripheral device is electrically connected on Power Management Unit;
Described CPU (central processing unit) stops the power supply supply to second group of peripheral device after entering battery saving mode, then in response in a look-at-me executive system management interrupt program, the system management interrupt program may further comprise the steps:
(1) judges whether look-at-me is sent by main control unit;
(2) when look-at-me be not when being sent by main control unit, power supply to the second group peripheral device;
(3) when look-at-me is sent by main control unit, judge then whether first group of peripheral device transmits valid data to the peripheral device block;
(4) when transmitting valid data to the peripheral device block, then power supply to the second group peripheral device, and ends with system management interrupt program;
(5) when no valid data write the peripheral device block, then make computer apparatus maintain battery saving mode.
2, computer apparatus according to claim 1 is characterized in that, described look-at-me is a SMI# signal or an IRQ# signal.
3, computer apparatus according to claim 1, it is characterized in that, described wafer set also comprises a working storage, and working storage is in order to store a sign value, and described CPU (central processing unit) is by reading the sign value to judge that whether described look-at-me is from described main control unit.
4, computer apparatus according to claim 3 is characterized in that, judges whether this look-at-me is that described main control unit sends in the described step (1), and the sign value of temporary memory stores that reads described wafer set is as a means of judgement.
5, computer apparatus according to claim 1, it is characterized in that, described memory cell is also deposited a peripheral device data structure, the peripheral device data structure is deposited a flag value and a desired value, desired value is in order to the address of sensing peripheral device block, and whether flag value has data to write the address of peripheral device block in order to judge.
6, computer apparatus according to claim 5, it is characterized in that, judge whether first group of peripheral device transmits the storer of data to peripheral device data address correspondence in the described step (3), it is the flag value that reads the peripheral device data structure, judge whether flag value is set, if be set, further judging whether the stored data of peripheral device block are null value.
7, computer apparatus according to claim 1 is characterized in that, described bus is a universal serial bus, when first group of peripheral device transmits data to main control unit, is to transmit data by universal serial bus in the sequence mode.
8, computer apparatus according to claim 7 is characterized in that, described universal serial bus is made up of one group of quad, and wherein two-lines is in order to power supply to the first group peripheral device, and two-lines is used for the transfer sequence data in addition.
9, computer apparatus according to claim 8 is characterized in that, described universal serial bus meets the regulation of USB 1.0 and revision version thereof.
10, computer apparatus according to claim 1 is characterized in that, the number of described peripheral device block is corresponding to the number of described first group of peripheral device, and each peripheral device block is corresponding to one first group of peripheral device; When first group of peripheral device transmits data to computer, be earlier data to be sent to the peripheral device block, read this data by described CPU (central processing unit) again.
11, computer apparatus according to claim 1, it is characterized in that, also comprise data output input controller, described step (4) is that the peripheral device block is delivered to data output input controller, triggers described wafer set by data output input controller and sends a look-at-me to described CPU (central processing unit); Utilize step (1) to make computer apparatus leave battery saving mode, enter operating mode, thereby supply power to first group of peripheral device.
12, computer apparatus according to claim 1, it is characterized in that, also comprise a device maincenter, and described bus is a level shape bus, the root level of bus is made up of described main control unit, and each level of all the other of bus then is made up of device maincenter and described first group of peripheral device; The device maincenter can be connected to device maincenter or first group of peripheral device of a time level again, makes each first group of peripheral device become dendroid to distribute and is serially connected; So first group of peripheral device is connected in computer apparatus by connecting interface.
13, computer apparatus according to claim 12, it is characterized in that, when described one first group of peripheral device connects described bus, described main control unit promptly gives first group of peripheral device one specific address, when main control unit transmission data transmit data to main control unit for first group of peripheral device or first group of peripheral device, the particular address of additional first group of peripheral device before data.
14, a kind of computer apparatus that is applicable to claim 1-13 enters the method for operating mode by battery saving mode, it is characterized in that, may further comprise the steps:
(a) in response in the triggering of described main control unit, described wafer set is periodically sent a look-at-me to CPU (central processing unit);
(b) in response in look-at-me, judge whether look-at-me is sent by main control unit;
(c) if look-at-me is not to be sent by main control unit, then make computer apparatus enter operating mode;
(d) whether if look-at-me is to be sent by main control unit, then checking has peripheral device that data are write described peripheral device block;
(e) if no datat writes the peripheral device block, then make computer apparatus continue to maintain battery saving mode;
(f) if there are data to write the peripheral device block, then make computer apparatus enter operating mode.
15, method according to claim 14, it is characterized in that, described main control unit is given a specific unit address to each peripheral device, when described peripheral device transmits data to main control unit, or main control unit all is attached to unit address in the described data when transmitting data and giving peripheral device.
16, method according to claim 14 is characterized in that, in the described step (a), after described wafer set is sent look-at-me, promptly set the value of working storage, and in step (b), by the value that reads working storage to judge whether look-at-me is sent by main control unit.
17, method according to claim 14, it is characterized in that described each group peripheral device block is corresponding to a peripheral device, when the peripheral device tendency to develop send data to give computer apparatus, earlier data are write the peripheral device block, then data are read by CPU (central processing unit).
18, a kind of computer apparatus that is applicable to claim 1-13 enters the method for operating mode by battery saving mode, it is characterized in that, may further comprise the steps:
Utilize described wafer set, in response in the triggering of a peripheral device transmitting a look-at-me, and in described master control temporary memory stores one first flag value;
Utilize described memory cell, store peripheral device data and one second flag value;
Utilize described CPU (central processing unit), when receiving a look-at-me, read first flag value judging whether look-at-me is triggered by peripheral device, or triggered by other incidents;
When look-at-me is triggered by peripheral device, read second flag value to have judged whether peripheral device writing data into memory unit;
When judgement has peripheral device writing data into memory unit, read the value of peripheral device data, when peripheral device data nonzero value, make computer apparatus enter operating mode.
19, a kind of computer apparatus enters the method for operating mode by battery saving mode, it is characterized in that, may further comprise the steps:
Utilize a peripheral main control unit, transmit with the data of coordinating between a CPU (central processing unit) and the one group of peripheral device, in response in the triggering of this group peripheral device transmitting a look-at-me, and in a master control temporary memory stores one first flag value;
Utilize a memory cell, to store one group of peripheral device data and one group of second flag value, each peripheral device is corresponding to each peripheral device data and each second flag value, and each organizes the peripheral device data is the data that transmit between CPU (central processing unit) and each the group peripheral device;
Utilize CPU (central processing unit), when receiving a look-at-me, read first flag value to judge whether look-at-me is triggered by peripheral main control unit;
Sent by peripheral main control unit when look-at-me, read each second flag value in regular turn to have judged whether peripheral device writing data into memory unit;
When judgement has peripheral device writing data into memory unit, read this periphery dress data, and, make computer apparatus enter operating mode in response in peripheral device data nonzero value.
20, a kind of computer apparatus enters the method for operating mode by battery saving mode, it is characterized in that, may further comprise the steps:
Utilize a wafer set, in order to coordinate the transmission of the data between a peripheral device and the CPU (central processing unit), peripheral device comprises one first group of peripheral device and one second group of peripheral device; Wafer set is in response in the triggering of peripheral device and produce a look-at-me, when peripheral device belongs to first group of peripheral device, and wafer set and in a master control temporary memory stores one first flag value;
Utilize a memory cell, to store one group of peripheral device data and one group of second flag value, when first group of peripheral device transmits the peripheral device data to CPU (central processing unit), by the wafer set unit these peripheral device data are written to memory cell, and set second flag value, read this peripheral device data by CPU (central processing unit) from memory cell again;
When CPU (central processing unit) receives look-at-me, read first flag value to judge whether this look-at-me is triggered by first group of peripheral device;
When look-at-me is triggered by first group of peripheral device, read second flag value to judge whether first group of peripheral device writing data into memory unit that peripheral device was transmitted, in response to peripheral device writing data into memory unit is arranged in judgement, and peripheral device data nonzero value makes computer apparatus enter operating mode.
21, a kind of computer apparatus cooperates one first group of peripheral device and one second group of peripheral device, and this computer apparatus comprises:
One CPU (central processing unit);
One wafer set comprises a master control working storage, transmits in order to the data of controlling between first group of peripheral device and second group of peripheral device and the CPU (central processing unit); Wafer set in response in the triggering of first group of peripheral device transmitting a look-at-me, and in a master control temporary memory stores one first flag value; Wafer set also transmits a look-at-me in response to the triggering in second group of peripheral device;
One memory cell, in order to store one group of peripheral device data and one group of second flag value, when first group of peripheral device transmits the peripheral device data to CPU (central processing unit), by wafer set the peripheral device data are written to memory cell, and set this and organize second flag value, read this peripheral device data by CPU (central processing unit) from memory cell again;
After computer apparatus enters battery saving mode, when CPU (central processing unit) receives a look-at-me, by judging that look-at-me is triggered by first group of peripheral device, judge the peripheral device writing data into memory unit that has first group of peripheral device to transmit, judge this peripheral device data nonzero value, make computer apparatus enter operating mode.
22, a kind of computer apparatus enters the method for operating mode by battery saving mode, it is characterized in that, may further comprise the steps:
Utilize a peripheral main control unit, transmit in order to the data of coordinating between a CPU (central processing unit) and the USB keyboard, in response in the triggering of USB keyboard transmitting a look-at-me, and in a master control temporary memory stores one first flag value;
Utilize a memory cell, to store USB keyboard data and one second flag value, the USB keyboard data is the data that transmit between CPU (central processing unit) and the USB keyboard;
Utilize CPU (central processing unit), when receiving a look-at-me, read first flag value to judge whether this look-at-me is triggered by peripheral main control unit;
When this look-at-me is sent by main control unit, read second flag value to have judged whether USB keyboard data write store unit, and in response to USB keyboard data write store unit is arranged in judgement, read the USB keyboard data, and in response to non-in this USB keyboard data be null value, make computer apparatus enter operating mode.
23, a kind of computer apparatus cooperates a USB keyboard to use, and this computer apparatus comprises:
One CPU (central processing unit);
One peripheral main control unit, comprise a master control working storage, the periphery main control unit is in order to coordinating the data transmission between CPU (central processing unit) and the USB keyboard, in response in the triggering of USB keyboard transmitting a look-at-me, and in master control temporary memory stores one first flag value;
One memory cell, to store a USB keyboard data and one second flag value, the USB keyboard data is the data that transmit between CPU (central processing unit) and the USB keyboard;
When CPU (central processing unit) receives a look-at-me, read first flag value to judge whether look-at-me is triggered by peripheral control module; When look-at-me is sent by this periphery main control unit, read second flag value to have judged whether USB keyboard data write store unit, when USB keyboard data write store unit, read the USB keyboard data, and in response to non-in the USB keyboard data be null value, make computer apparatus enter operating mode.
24, a kind of computer apparatus cooperates a peripheral device to use, and computer apparatus comprises:
One wafer set unit, in response in the triggering of peripheral device transmitting a look-at-me, and in master control temporary memory stores one first flag value;
One memory cell is in order to store peripheral device data and one second flag value;
One CPU (central processing unit), when receiving a look-at-me, read first flag value to judge whether look-at-me is triggered by peripheral device, read second flag value to have judged whether peripheral device writing data into memory unit, the value that reads the peripheral device data is to judge whether being null value, when peripheral device data nonzero value, make computer apparatus enter operating mode.
25, a kind of computer apparatus cooperates at least two peripheral devices to use, and peripheral device comprises first group of peripheral device and second group of peripheral device, and computer apparatus comprises a CPU (central processing unit), a wafer set and a memory cell; Wafer set is in order to coordinate the transmission of data between peripheral device and the CPU (central processing unit), wafer set in response in the triggering of peripheral device to produce a look-at-me, wafer set comprises a master control working storage, by the value that reads the master control working storage to judge whether look-at-me is triggered by first group of peripheral device, memory cell is in order to store one group of peripheral device data and one group of flag value, the peripheral device data are the data that transmit between first group of peripheral device and the CPU (central processing unit), and this group flag value is in order to have judged whether peripheral device writing data into memory unit; Computer apparatus enters the method that enters operating mode behind the battery saving mode in response to the triggering of first group of peripheral device:
When CPU (central processing unit) receives a look-at-me, and judge that look-at-me is triggered, judges peripheral device writing data into memory unit that first group of peripheral device transmission arranged, when judging this peripheral device data nonzero value, made computer apparatus enter operating mode by first group of peripheral device.
26, a kind of computer apparatus enters the method for operating mode by battery saving mode, it is characterized in that, may further comprise the steps:
When receiving look-at-me, one CPU (central processing unit) judges whether look-at-me is triggered by a USB peripheral device;
This CPU (central processing unit) judges whether the USB peripheral device has the data of transmission to computer apparatus;
This CPU (central processing unit) judges whether these data are null value;
This CPU (central processing unit) makes computer apparatus enter operating mode in response in this data nonzero value.
27, a kind of computer apparatus comprises a CPU (central processing unit), a wafer set, a memory cell; Wafer set comprises a master control working storage; Memory cell comprises a peripheral device memory block, and the peripheral device memory block stores a flag value;
When receiving look-at-me, this CPU (central processing unit) judges by the storage values of master control working storage whether look-at-me is triggered by a USB peripheral device;
This CPU (central processing unit) reads flag value to judge whether the USB peripheral device has the data of transmission to computer apparatus;
This CPU (central processing unit) judges whether these data are null value;
This CPU (central processing unit) makes computer apparatus enter operating mode in response in this data nonzero value.
28, a kind of computer apparatus cooperates the universal serial bus peripheral device to use, and computer apparatus comprises:
One wafer set unit, in response in interrupt event to produce a look-at-me, interrupt event comprises the triggering of universal serial bus peripheral device, the wafer set unit comprises that a master control working storage is to store one first flag value;
One memory cell is in order to store peripheral device data and one second flag value;
One CPU (central processing unit), when receiving a look-at-me, read first flag value to judge whether look-at-me is triggered by peripheral device, read second flag value to have judged whether peripheral device writing data into memory unit, the value that reads the peripheral device data is to judge whether being null value, when peripheral device data nonzero value, make computer apparatus enter operating mode.
CNB981201881A 1998-10-23 1998-10-23 Computer device and its change method from power economizing mode into operation mode Expired - Lifetime CN1147774C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB981201881A CN1147774C (en) 1998-10-23 1998-10-23 Computer device and its change method from power economizing mode into operation mode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB981201881A CN1147774C (en) 1998-10-23 1998-10-23 Computer device and its change method from power economizing mode into operation mode

Publications (2)

Publication Number Publication Date
CN1252546A CN1252546A (en) 2000-05-10
CN1147774C true CN1147774C (en) 2004-04-28

Family

ID=5226648

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB981201881A Expired - Lifetime CN1147774C (en) 1998-10-23 1998-10-23 Computer device and its change method from power economizing mode into operation mode

Country Status (1)

Country Link
CN (1) CN1147774C (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7058827B2 (en) * 2001-07-18 2006-06-06 Intel Corporation Power saving circuit has an input line coupled to an external host and a keeper to hold the line in a weakly held state
US7069464B2 (en) * 2001-11-21 2006-06-27 Interdigital Technology Corporation Hybrid parallel/serial bus interface
CN100452005C (en) * 2003-10-28 2009-01-14 威盛电子股份有限公司 System and method for controlling interrput
CN100442261C (en) * 2003-12-01 2008-12-10 威盛电子股份有限公司 Interrupt signal control system and control method
CN1300660C (en) * 2003-12-05 2007-02-14 宏碁股份有限公司 Structure of dynamic management device power source and its method
US8935405B2 (en) * 2005-03-07 2015-01-13 Nokia Corporation Expanding universal plug and play capabilities in power constrained environment
CN204360323U (en) 2013-10-14 2015-05-27 苹果公司 For enabling the control circuit of the connection of primary power, computing system and device
CN109062624B (en) * 2018-08-22 2021-06-01 上海稊米汽车科技有限公司 Processing method for interrupt wakeup of automobile electronic control unit

Also Published As

Publication number Publication date
CN1252546A (en) 2000-05-10

Similar Documents

Publication Publication Date Title
CN1097782C (en) Conputer system and controlling method thereof
US6708278B2 (en) Apparatus and method for awakening bus circuitry from a low power state
CA2097783A1 (en) Method and apparatus for maintaining and retrieving live data in a posted write cache in case of power failure
CN1007936B (en) Data transmission system and control method
CN1147774C (en) Computer device and its change method from power economizing mode into operation mode
CN1279787A (en) Memory transactions on low pin count bus
US6070204A (en) Method and apparatus for using universal serial bus keyboard to control DOS operations
CN1303545C (en) Aggregation of hardware events in multi-node systems
US6356969B1 (en) Methods and apparatus for using interrupt score boarding with intelligent peripheral device
US8074232B2 (en) Method for improving the communication of the human interface device
CN1898646A (en) Method and apparatus for processing hot key input using operating system visible interrupt handling
CN1299213C (en) Method for making centralized control processing by utilizing CPU on system board
CN1547088A (en) Interrupt signal control method
CN1540539A (en) System and method for controlling interrput
CN1392480A (en) Method for detecting host controller transmission rate for USB device
CN2650204Y (en) Extended computer system
CN1225707C (en) System possessing function of managing peripheral I/O control device
CN1459734A (en) Installation for realizing extension ceasing using CPLD
US6434635B1 (en) Methods, apparatus, and computer program product for data transfer using a scatter-gather list
CN1278204C (en) Power source management state control method
CN1212556C (en) Computer device, expansion card, mini PCI card, automatic power-on circuit, automatic starting method and signal activiting method
CN1735855A (en) Method and apparatus for handling data transfers
US7197587B2 (en) Systems-events core for monitorings system events for a cellular computer system within a parent computer system, system-event manager for monitoring system events for more than one cellular computer system, and related system and method
CN1046040C (en) Direct access structure of memory matched with bus bits
CN1369762A (en) Dual-purpose computer keyboard and its method for automatically detecting interface state

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
ASS Succession or assignment of patent right

Owner name: HONHQI CO., LTD.

Free format text: FORMER OWNER: ACER COMPUTER CO., LTD.

Owner name: WEICHUANG ZITONG CO., LTD.

Free format text: FORMER OWNER: NONE

Effective date: 20020706

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20020706

Address after: Taiwan Taipei County 221 China Sijhih City five new Taiwan Road No. 88 21 floor

Applicant after: Acer Inc

Co-applicant after: Weichuang Zitong Co., Ltd.

Address before: Taiwan, China

Applicant before: Acer Computer Co., Ltd.

C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20040428